Bio-inspired system architecture for energy efficient, BIGDATA computing with application to wide area motion imagery

In this paper we discuss a brain-inspired system architecture for real-time big velocity BIGDATA processing that originates in large format tiled imaging arrays used in wide area motion imagery ubiquitous surveillance. High performance and high throughput is achieved through approximate computing and fixed point arithmetic in a variable precision (6 bits to 18 bits) architecture. The architecture implements a variety of processing algorithms classes ranging from convolutional networks (Con-vNets) to linear and non-linear morphological processing, probabilistic inference using exact and approximate Bayesian methods and ConvNet based classification. The processing pipeline is implemented entirely using event based neuromorphic and stochastic computational primitives. The system is capable of processing in real-time 160 × 120 raw pixel data running on a reconfigurable computing platform (5 Xilinx Kintex-7 FPGAs). The reconfigurable computing implementation was developed to emulate the computational structures for a 3D System on Chip (3D-SOC) that will be fabricated in the 55nm CMOS technology and it has a dual goal: (i) algorithm exploration and (ii) architecture exploration.

[1]  Don R. Hush,et al.  Wide-Area Motion Imagery , 2010, IEEE Signal Processing Magazine.

[2]  E. Culurciello,et al.  A biomorphic digital image sensor , 2003, IEEE J. Solid State Circuits.

[3]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[4]  Brian R. Gaines,et al.  Stochastic Computing Systems , 1969 .

[5]  Andreas G. Andreou,et al.  FPGA implementation of a Deep Belief Network architecture for character recognition using stochastic computation , 2015, 2015 49th Annual Conference on Information Sciences and Systems (CISS).

[6]  Song Guo,et al.  Energy-Efficient Cooperative Communications for Multimedia Applications in Multi-Channel Wireless Networks , 2015, IEEE Transactions on Computers.

[7]  Tobi Delbrück,et al.  A 128$\times$ 128 120 dB 15 $\mu$s Latency Asynchronous Temporal Contrast Vision Sensor , 2008, IEEE Journal of Solid-State Circuits.

[8]  Andreas G. Andreou,et al.  A scalable and programmable simplicial CNN digital pixel processor architecture , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Ralph Etienne-Cummings,et al.  FPGA emulation of a spike-based, stochastic system for real-time image dewarping , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  W. Eric L. Grimson,et al.  Learning Patterns of Activity Using Real-Time Tracking , 2000, IEEE Trans. Pattern Anal. Mach. Intell..

[11]  Ryan P. Adams,et al.  Bayesian Online Changepoint Detection , 2007, 0710.3742.

[12]  Rodrigo Alvarez-Icaza,et al.  Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations , 2014, Proceedings of the IEEE.

[13]  Andreas G. Andreou,et al.  Markov Chain Monte Carlo inference on graphical models using event-based processing on the SpiNNaker neuromorphic architecture , 2015, 2015 49th Annual Conference on Information Sciences and Systems (CISS).

[14]  Jim Gray,et al.  2020 Computing: Science in an exponential world , 2006, Nature.

[15]  Andreas G. Andreou,et al.  AER image filtering architecture for vision-processing systems , 1999 .

[16]  David J. Brady,et al.  Multiscale gigapixel photography , 2012, Nature.

[17]  Gert Cauwenberghs,et al.  Probabilistic synaptic weighting in a reconfigurable network of VLSI integrate-and-fire neurons , 2001, Neural Networks.

[18]  Bernabé Linares-Barranco,et al.  Multicasting Mesh AER: A Scalable Assembly Approach for Reconfigurable Neuromorphic Structured AER Systems. Application to ConvNets , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[19]  Misha Anne Mahowald,et al.  VLSI analogs of neuronal visual processing: a synthesis of form and function , 1992 .

[20]  Eugenio Culurciello,et al.  CMOS image sensors for sensor networks , 2006 .

[21]  Yoshua Bengio,et al.  Convolutional networks for images, speech, and time series , 1998 .

[22]  Andreas G. Andreou,et al.  Neuromorphic sampling on the SpiNNaker and parallella chip multiprocessors , 2016, 2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS).

[23]  Leon O. Chua,et al.  The simplicial neural cell and its mixed-signal circuit implementation: an efficient neural-network architecture for intelligent signal processing in portable multimedia applications , 2002, IEEE Trans. Neural Networks.

[24]  Howard C. Card,et al.  Stochastic Neural Computation I: Computational Elements , 2001, IEEE Trans. Computers.

[25]  Robert T. Collins,et al.  Mean-shift blob tracking through scale space , 2003, 2003 IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2003. Proceedings..

[26]  Andreas G. Andreou,et al.  Experimental results of simplicial cnn digital pixel processor , 2008 .

[27]  Joe Reynolds,et al.  Review of Bayer Pattern Color Filter Array (CFA) Demosaicing with New Quality Assessment Algorithms , 2010 .

[28]  John Wawrzynek,et al.  Silicon Auditory Processors as Computer Peripherals , 1992, NIPS.

[29]  Andreas G. Andreou,et al.  Flexible readout and integration sensor (FRIS): a bio-inspired, system-on-chip, event-based readout architecture , 2012, Defense + Commercial Sensing.

[30]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[31]  John P. Hayes,et al.  Survey of Stochastic Computing , 2013, TECS.

[32]  T. Başar,et al.  A New Approach to Linear Filtering and Prediction Problems , 2001 .

[33]  W. Eric L. Grimson,et al.  Adaptive background mixture models for real-time tracking , 1999, Proceedings. 1999 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (Cat. No PR00149).

[34]  A. Andreou,et al.  Flexible Readout and Integration Sensor (FRIS): New Class of Imaging Sensor Arrays Optimized for Air and Missile Defense , 2010 .

[35]  David J. Lilja,et al.  Using stochastic computing to implement digital image processing algorithms , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[36]  Kia Bazargan,et al.  Logical Computation on Stochastic Bit Streams with Linear Finite-State Machines , 2014, IEEE Transactions on Computers.

[37]  Robert T. Collins,et al.  An Open Source Tracking Testbed and Evaluation Web Site , 2005 .

[38]  Andrew S. Cassidy,et al.  Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization , 2013, Neural Networks.

[39]  Stephen Berard,et al.  ASSESSING TRENDS IN THE ELECTRICAL EFFICIENCY OF COMPUTATION OVER TIME , 2009 .