A 58.9-dB ACR, 85.5-dB SBA, 5–26-MHz Configurable-Bandwidth, Charge-Domain Filter in 65-nm CMOS

A configurable-bandwidth charge-domain filter (CDF) with bandwidth calibration and clock-pulse modulation (CPM) is proposed. The bandwidth calibration scheme controls the insertion loss at a pre-specified frequency by modulating the feedback gain and delay; this helps the CDF to suppress the sinc distortion and thus achieve near-ideal brick-wall filtering. For multi-frequency compensation, a multi-stage CDF architecture is utilized to organize the feedback delay. Together with non-decimation filtering, the noise folding effect as well as the chip area can be reduced. On the other hand, to provide a stable gain under variable channel bandwidth, a CPM scheme is proposed; it adjusts the clock period with a fixed pulse width by zero-insertion. Implemented in a 65-nm CMOS technology, the proposed CDF achieves 58.9-dB adjacent-channel rejection (ACR), 85.5-dB stop-band attenuation (SBA), 41-dB conversion gain, and 19.5-MHz channel bandwidth at 320-MS/s input-sampling rate. Furthermore, for input-sampling rates range from 300 to 480 MS/s, the channel bandwidth can be configured from 5 to 26 MHz. At 1.2-V supply, the chip consumes 8.4-mW power and occupies 0.52-mm2 area.

[1]  Atsushi Yoshizawa,et al.  An Equalized Ultra-Wideband Channel-Select Filter with a Discrete-Time Charge-Domain Band-Pass IIR Filter , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[2]  Stefan Andersson,et al.  SC filter for RF sampling and downconversion with wideband image rejection , 2006, MIXDES 2006.

[3]  Khurram Muhammad,et al.  Charge-Domain Signal Processing of Direct RF Sampling Mixer with Discrete-Time Filters in Bluetooth and GSM Receivers , 2006, EURASIP J. Wirel. Commun. Netw..

[4]  Saska Lindfors,et al.  A 3-V 230-MHz CMOS decimation subsampler , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[5]  Bumman Kim,et al.  Non-decimation FIR filter for digital RF sampling receiver with wideband operation capability , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Toshihiko Shimizu,et al.  A 1.8 mm2, 11 mA, 23.2 dB-NF, discrete-time filter for GSM/WCDMA/WLAN using retiming technique , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[7]  S. Hori,et al.  A Widely-Tunable Reconfigurable CMOS Analog Baseband IC for Software-Defined Radio , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Ming-Feng Huang,et al.  A Quadrature Charge-Domain Filter With Frequency Downconversion for RF Receivers , 2010, IEEE Transactions on Microwave Theory and Techniques.

[9]  K. Folkesson,et al.  A 2.4-GHz RF sampling receiver front-end in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[10]  Hannu Tenhunen,et al.  A 1.8 GHz subsampling CMOS downconversion circuit for integrated radio circuits , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  K. Muhammad,et al.  A discrete-time Bluetooth receiver in a 0.13/spl mu/m digital CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  Yves Rolain,et al.  A 0.5 mm$^{2}$ Power-Scalable 0.5–3.8-GHz CMOS DT-SDR Receiver With Second-Order RF Band-Pass Sampler , 2010, IEEE Journal of Solid-State Circuits.

[13]  Atsushi Yoshizawa,et al.  Parasitic discrete-time-pole cancelling techniques for ultra-wideband discrete-time charge-domain baseband filters , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[14]  B. Nauta,et al.  Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.

[15]  Ming-Feng Huang.  A discrete-time charge-domain filter with bandwidth calibration for LTE application , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[16]  M.-F. Huang.  Discrete-time charge-domain filter with charge buffer for flexible design of FIR filter , 2011 .

[17]  Juha Kostamovaara,et al.  A low noise quadrature subsampling mixer , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[19]  Patricia Desgreys,et al.  A reconfigurable RF sampling receiver for multistandard applications , 2006 .

[20]  Szu-Hsien Wu,et al.  A cascade non-decimation charge-domain filter with noise-folding reduction , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[21]  Ming-Feng Huang,et al.  A quadrature charge-domain filter with frequency down-conversion and filtering for RF receivers , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[22]  Sachio Iida,et al.  A 250-MHz cutoff charge-domain baseband filter with improved stopband attenuations , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[23]  Jiren Yuan.  A charge sampling mixer with embedded filter function for wireless applications , 2000, ICMMT 2000. 2000 2nd International Conference on Microwave and Millimeter Wave Technology Proceedings (Cat. No.00EX364).

[24]  Ming-Feng Huang.  A quadrature charge-domain filter with an extra in-band filtering for RF receivers , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[25]  Ahmad Mirzaei,et al.  A second-order anti-aliasing prefilter for an SDR receiver , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[26]  Gang Xu,et al.  Charge sampling analogue FIR filter , 2003 .

[27]  Atsushi Yoshizawa,et al.  A Gain-Boosted Discrete-Time Charge-Domain FIR LPF with Double-Complementary MOS Parametric Amplifiers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[28]  Ming-Feng Huang,et al.  A programmable-bandwidth front-end with clock-interleaving down-conversion filters , 2008, 2008 IEEE Asian Solid-State Circuits Conference.