A probabilistic verification framework of SysML activity diagrams

SysML activity diagrams are OMG/INCOSE standard used for modeling and analyzing probabilistic systems. In this paper, we propose a formal verification framework that is based on PRISM probabilistic symbolic model checker to verify the correctness of these diagrams. To this end, we present an efficient algorithm that transforms a composition of SysML activity diagrams to an equivalent probabilistic automata encoded in PRISM input language. To clarify the quality of our verification framework, we formalize both SysML activity diagrams and PRISM input language. Finally, we demonstrate the effectiveness of our approach by presenting a case study.

[1]  Samir Ouchani,et al.  A Probabilistic Verification Framework for SysML Activity Diagrams , 2012, New Trends in Software Methodologies, Tools and Techniques.

[2]  Gustavo Rau de Almeida Callou,et al.  A Methodology for Mapping SysML Activity Diagram to Time Petri Net for Requirement Validation of Embedded Real-Time Systems with Energy Constraints , 2009, 2009 Third International Conference on Digital Society.

[3]  Rik Eshuis,et al.  Symbolic model checking of UML activity diagrams , 2006, TSEM.

[4]  Christel Baier,et al.  PROBMELA: a modeling language for communicating probabilistic processes , 2004, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2004. MEMOCODE '04..

[5]  Samir Ouchani,et al.  Model-based systems security quantification , 2011, 2011 Ninth Annual International Conference on Privacy, Security and Trust.

[6]  Christel Baier,et al.  Principles of model checking , 2008 .

[7]  Mourad Debbabi,et al.  Verification and Validation in Systems Engineering - Assessing UML / SysML Design Models , 2010 .

[8]  Allaoua Chaoui,et al.  From UML Activity Diagrams to CSP Expressions: A Graph Transformation Approach using Atom 3 Tool , 2011 .

[9]  P. P. Chakrabarti,et al.  Timing Verification of UML Activity Diagram Based Code Block Level Models for Real Time Multiprocessor System-on-Chip Applications , 2006, 2006 13th Asia Pacific Software Engineering Conference (APSEC'06).

[10]  Vahid Rafe,et al.  Verification and Validation of Activity Diagrams Using Graph Transformation , 2009, 2009 International Conference on Computer Technology and Development.

[11]  Marta Z. Kwiatkowska,et al.  Automated Verification Techniques for Probabilistic Systems , 2011, SFM.

[12]  Joost-Pieter Katoen,et al.  A QoS-Oriented Extension of UML Statecharts , 2003, UML.

[13]  Fabio Gadducci,et al.  Specifying and Verifying UML Activity Diagrams Via Graph Transformation , 2004, Global Computing.

[14]  Hassan Gomaa,et al.  Software Modeling and Design: UML, Use Cases, Patterns, and Software Architectures , 2011 .

[15]  C. A. R. Hoare,et al.  Communicating sequential processes , 1978, CACM.

[16]  Joost-Pieter Katoen,et al.  A probabilistic extension of UML statecharts: Specification and Verification. , 2002 .

[17]  Mariëlle Stoelinga,et al.  Alea jacta est : verification of probabilistic, real-time and parametric systems , 2002 .

[18]  Francesco Tiezzi,et al.  An accessible verification environment for UML models of services , 2011, J. Symb. Comput..

[19]  Simon Perry,et al.  SysML for Systems Engineering , 2008 .

[20]  Marta Z. Kwiatkowska,et al.  PRISM 4.0: Verification of Probabilistic Real-Time Systems , 2011, CAV.

[21]  P. Maciel,et al.  Mapping SysML State Machine Diagram to Time Petri Net for Analysis and Verification of Embedded Real-Time Systems with Energy Constraints , 2008, 2008 International Conference on Advances in Electronics and Micro-electronics.