A CMOS process for mixed mode signal design

In this paper we describe a modular approach to convert digital CMOS process for mixed-signal CMOS applications by incorporating LATID NMOSFET, HALO PMOSFET, and poly-to-substrate capacitors. Significant improvements in analog performance are achieved without degrading digital device characteristics.

[1]  Ji Zhao,et al.  Submicron Large-Angle-Tilt Implanted Drain technology for mixed-signal applications , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[2]  Chenming Hu,et al.  The effects of hot-electron degradation on analog MOSFET performance , 1990, International Technical Digest on Electron Devices.

[3]  Dimitri A. Antoniadis,et al.  A high-performance scalable submicron MOSFET for mixed analog/digital applications , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[4]  T. Hori,et al.  Deep-submicrometer large-angle-tilt implanted drain (LATID) technology , 1992 .

[5]  M. C. Jeng,et al.  A physical model for MOSFET output resistance , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[6]  Charles G. Sodini,et al.  A framework to evaluate technology and device design enhancements for MOS integrated circuits , 1989 .

[7]  Ji Zhao,et al.  AIDE (Angle-Implanted Drain and Emitter): A BiCMOS technology module for mixed-signal applications , 1995, Proceedings of Bipolar/Bicmos Circuits and Technology Meeting.

[8]  Modeling the voltage coefficient of linear MOS capacitor , 1993 .

[9]  Constraints in p-channel device engineering for submicron CMOS technologies , 1988, Technical Digest., International Electron Devices Meeting.