Implementation of processor cores of a fault-tolerant control system on FPGA under external control