Multi-clock Soc design using protocol conversion
暂无分享,去创建一个
[1] Alberto L. Sangiovanni-Vincentelli,et al. A methodology for correct-by-construction latency insensitive design , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[2] Florence Maraninchi,et al. Argos: an automaton-based synchronous language , 2001, Comput. Lang..
[3] Orna Kupferman,et al. Module Checking , 1996, Inf. Comput..
[4] Samik Basu,et al. A Module Checking Based Converter Synthesis Approach for SoCs , 2008, 21st International Conference on VLSI Design (VLSID 2008).
[5] Pascal Fradet,et al. Adaptor Synthesis for Real-Time Components , 2007, TACAS.
[6] Alberto L. Sangiovanni-Vincentelli,et al. Convertibility verification and converter synthesis: two faces of the same coin , 2002, ICCAD 2002.
[7] Ratnesh Kumar,et al. A Discrete Event Systems Approach for Protocol Conversion , 1997, Discret. Event Dyn. Syst..
[8] Girish Bhat,et al. Efficient on-the-fly model checking for CTL , 1995, Proceedings of Tenth Annual IEEE Symposium on Logic in Computer Science.
[9] Arcot Sowmya,et al. Bridge over troubled wrappers:automated interface synthesis , 2004, 17th International Conference on VLSI Design. Proceedings..
[10] Arcot Sowmya,et al. A Formal Approach To The Protocol Converter Problem , 2008, 2008 Design, Automation and Test in Europe.
[11] Alberto L. Sangiovanni-Vincentelli,et al. Convertibility verification and converter synthesis: two faces of the same coin [IP block interfaces] , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..