Integration challenges of Cu pillars with extreme wafer thinning for 3D stacking and packaging

In this paper, we report on the development of Cu pillars and their impact on the subsequent thinning process for 3D applications. As the Cu pillars have a height of tens of microns (typically between 50–100µm), controlling the total thickness variation (TTV) after wafer thinning is becoming even more challenging. The Cu pillars are processed after completion of the Back End of Line (BEOL) with a target thickness of 50µm for a diameter of 80µm and a pitch of 200µm. The key challenge for 3D integration is the control of the wafer TTV after back grinding in order to allow TSV reveal. After optimization of the temporary wafer bonding in presence of high topography induced by 50µm high Cu pillars, a TTV after thinning below 5µm is achieved, which is comparable to the TTV obtained after wafer thinning without topography.

[1]  Paresh Limaye,et al.  Through-Si-Via Technology Solutions for 3D System Integration , 2009 .

[2]  G. Mori,et al.  Through-silicon-via technology for 3D integration , 2010, 2010 IEEE International Memory Workshop.

[3]  Eric Beyne,et al.  3D Stacked IC demonstrator using Hybrid Collective Die-to-Wafer bonding with copper Through Silicon Vias (TSV) , 2009, 2009 IEEE International Conference on 3D System Integration.

[4]  Curtis Zwenger,et al.  Next generation fine pitch Cu Pillar technology — Enabling next generation silicon nodes , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[5]  B. Swinnen,et al.  Thickness Characterization of Ultra Thin Wafers on Carrier , 2007, 2007 9th Electronics Packaging Technology Conference.

[6]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.