Effect of Multiple-Transistor Charge Collection on Single-Event Transient Pulse Widths
暂无分享,去创建一个
L. W. Massengill | B. L. Bhuva | B. Narasimham | W. T. Holman | A. F. Witulski | J. R. Ahlbin | N. M. Atkinson | M. J. Gadlage | P. H. Eaton | P. Eaton | J. Ahlbin | L. Massengill | M. Gadlage | B. Narasimham | B. Bhuva | A. Witulski | N. Atkinson
[1] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[2] L.W. Massengill,et al. Single-Event Transient Pulse Propagation in Digital CMOS , 2008, IEEE Transactions on Nuclear Science.
[3] B. Narasimham,et al. On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.
[4] W. T. Holman,et al. Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes , 2007, IEEE Transactions on Nuclear Science.
[5] M. Gaillardin,et al. New Insights Into Single Event Transient Propagation in Chains of Inverters—Evidence for Propagation-Induced Pulse Broadening , 2007, IEEE Transactions on Nuclear Science.
[6] B.L. Bhuva,et al. Effect of Well and Substrate Potential Modulation on Single Event Pulse Shape in Deep Submicron CMOS , 2007, IEEE Transactions on Nuclear Science.
[7] Ivan R. Linscott,et al. LEAP: Layout Design through Error-Aware Transistor Positioning for soft-error resilient sequential cell design , 2010, 2010 IEEE International Reliability Physics Symposium.
[8] R. Allmon,et al. On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.
[9] B.L. Bhuva,et al. Design Techniques to Reduce SET Pulse Widths in Deep-Submicron Combinational Logic , 2007, IEEE Transactions on Nuclear Science.
[10] A.F. Witulski,et al. HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.
[11] P. Eaton,et al. Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.