Fabrication of Vertical InGaAs Channel Metal–Insulator–Semiconductor Field Effect Transistor with a 15-nm-Wide Mesa Structure and a Drain Current Density of 7 MA/cm2
暂无分享,去创建一个
[1] Y. Miyamoto,et al. Increase in Collector Current in Hot-Electron Transistors Controlled by Gate Bias , 2007 .
[2] Ryo Nakagawa,et al. Current Gain and Voltage Gain in Hot Electron Transistors without Base Layer , 2006, IEICE Trans. Electron..
[3] G. A. May. The Schottky-barrier-collector transistor , 1968 .
[4] Y. Miyamoto,et al. Cutoff frequency characteristics of gate‐controlled hot‐electron transistors by Monte Carlo simulation , 2008 .
[5] Y. Miyamoto,et al. Improvement in Gate Insulation in InP Hot Electron Transistors for High Transconductance and High Voltage Gain , 2009 .
[6] M. Ida,et al. Over 300 GHz f/sub T/ and f/sub max/ InP/InGaAs double heterojunction bipolar transistors with a thin pseudomorphic base , 2002, IEEE Electron Device Letters.
[7] Daehyun Kim,et al. 30-nm InAs Pseudomorphic HEMTs on an InP Substrate With a Current-Gain Cutoff Frequency of 628 GHz , 2008, IEEE Electron Device Letters.
[8] L. Wernersson,et al. InP Hot Electron Transistors with a Buried Metal Gate , 2003 .
[9] L. Esaki,et al. Tunneling in a finite superlattice , 1973 .
[10] ALD growth, thermal treatments and characterisation of Al2O3 layers , 2008 .
[11] A. Stano. Chemical Etching Characteristics of InGaAs / InP and InAlAs / InP Heterostructures , 1987 .
[12] David J. Frank,et al. Monte Carlo analysis of semiconductor devices: the DAMOCLES program , 1990 .