A 2.4-GHz 20–40-MHz Channel WLAN Digital Outphasing Transmitter Utilizing a Delay-Based Wideband Phase Modulator in 32-nm CMOS

A digital outphasing transmitter is presented for 2.4-GHz WiFi. The transmitter consists of two delay-based phase modulators and a 26-dBm integrated switching class-D power amplifier. The delay-based phase modulator delays incoming LO edges with a resolution of 1.4 ps (8 bit) required to meet WiFi requirements. A phase MUX architecture is proposed to implement switching between phases once every LO period (2.4 GHz) without generating detrimental glitches at the output. Due to its open-loop nature, the proposed phase modulator is capable of delivering wide OFDM bandwidths up to 40 MHz. The paper analyzes the impact of impairments, e.g., delay mismatch within the delay cells and outphasing mismatches, as well as associated mitigation techniques. The transmitter has been implemented in a 32-nm digital CMOS process and delivers an OFDM average power of 20 dBm with an overall system efficiency of 18.6% when transmitting 54-Mb/s 64QAM signal. The fully digital design is expected to further improve in power dissipation and chip-area with further CMOS scaling.

[1]  S.-J. Choi,et al.  A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  Un-Ku Moon,et al.  A Sub-Picosecond Resolution 0.5–1.5 GHz Digital-to-Phase Converter , 2008, IEEE Journal of Solid-State Circuits.

[3]  Pin-En Su,et al.  A 2.4 GHz Wideband Open-Loop GFSK Transmitter With Phase Quantization Noise Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[4]  Jose Moreira,et al.  A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Hooman Darabi,et al.  A multistandard, multiband SoC with integrated BT, FM, WLAN radios and integrated power amplifier , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  B. Stengel,et al.  Controlled dither in 90 nm digital to time conversion based direct digital synthesizer for spur mitigation , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[7]  David R. Cox,et al.  Linear Amplification with Nonlinear Components , 1974, IEEE Trans. Commun..

[8]  Franz Dielacher,et al.  A fully digital delay-line based GHz-range multimode transmitter front-end in 65-nm CMOS , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[9]  Yorgos Palaskas,et al.  A 32nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  Mark Ruberto,et al.  A 1x2 MIMO Multi-Band CMOS Transceiver with an Integrated Front-End in 90nm CMOS for 802.11a/g/n WLAN Applications , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  S. Mehta,et al.  A 1x1 802.11n WLAN SoC with fully integrated RF front-end utilizing PA linearization , 2009, 2009 Proceedings of ESSCIRC.

[12]  Yorgos Palaskas,et al.  A Flip-Chip-Packaged 25.3 dBm Class-D Outphasing Power Amplifier in 32 nm CMOS for WLAN Application , 2011, IEEE Journal of Solid-State Circuits.

[13]  A.A. Abidi,et al.  All-Digital Outphasing Modulator for a Software-Defined Transmitter , 2009, IEEE Journal of Solid-State Circuits.

[14]  Kyutae Lim,et al.  A 600MHz CMOS OFDM LINC transmitter with a 7 bit digital phase modulator , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[15]  Salvatore Levantino,et al.  Low-Power Signal Component Separator for a 64-QAM 802.11 LINC Transmitter , 2008, IEEE Journal of Solid-State Circuits.

[16]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[17]  H. Chireix.  High Power Outphasing Modulation , 1935, Proceedings of the Institute of Radio Engineers.

[18]  Sang-Sun Yoo,et al.  A fully digital polar transmitter using a digital-to-time converter for high data rate system , 2009, 2009 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).

[19]  R. Kaunisto,et al.  A 2.14-GHz Chireix outphasing transmitter , 2005, IEEE Transactions on Microwave Theory and Techniques.

[20]  Yorgos Palaskas,et al.  A Transformer-Combined 31.5 dBm Outphasing Power Amplifier in 45 nm LP CMOS With Dynamic Power Control for Back-Off Power Efficiency Enhancement , 2012, IEEE Journal of Solid-State Circuits.

[21]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[22]  M.H. Perrott,et al.  A 27 mW CMOS fractional-N synthesizer/modulator IC , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[23]  Marian Verhelst,et al.  A 2.5GHz delay-based wideband OFDM outphasing modulator in 45nm-LP CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.