A time-interleaved continuous-time /spl Delta//spl Sigma/ modulator with 20MHz signal bandwidth

This paper presents the first implementation results for a time-interleaved continuous-time /spl Delta//spl Sigma/ modulator. The 3rd-order low-pass modulator operates at an oversampling ratio of 5 with a time-interleaving factor of 2 at sampling frequencies of 100MHz and 200MHz. It achieves an SNDR of 57dB and 49dB in signal bandwidths of 10MHz and 20MHz, respectively.

[1]  I. Mehr,et al.  A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications , 1998 .

[2]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[3]  M. Clara,et al.  A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.

[4]  T. H. Pearce,et al.  Bandpass implementation of the sigma-delta A-D conversion technique , 1991 .

[5]  David A. Johns,et al.  Time-interleaved oversampling A/D converters: theory and practice , 1997 .

[6]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[7]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[8]  D.A. Johns,et al.  A high-speed technique for time-interleaving continuous-time delta-sigma modulators , 2005, Research in Microelectronics and Electronics, 2005 PhD.

[9]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[10]  Qiuting Huang,et al.  A 25-MS/s 14-b 200-mW /spl Sigma//spl Delta/ Modulator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[11]  John B. Hughes,et al.  Circuit architectures for high linearity monolithic continuous-time filtering , 1992 .

[12]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[13]  Floyd M. Gardner,et al.  A Transformation for Digital Simulation of Analog Filters , 1986, IEEE Trans. Commun..

[14]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[15]  Trevor Clifford Caldwell,et al.  Time-Interleaved Continuous-Time Delta-Sigma Modulators , 2004 .

[16]  Franco Maloberti,et al.  Domino free 4-path time-interleaved second order sigma-delta modulator , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[17]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[18]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[19]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[20]  I. Kale,et al.  Efficient architectures for time-interleaved oversampling delta-sigma converters , 2000 .

[21]  M. Zargari,et al.  A dual channel /spl Sigma//spl Delta/ ADC with 40MHz aggregate signal bandwidth , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[22]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .