An automated design tool for analog layouts

In this paper, a layout synthesis tool for the design of analog integrated circuits (ICs) is presented. This tool offers great flexibility that allows analog circuit designers to bring their special design knowledge and experiences into the synthesis process to create high-quality analog circuit layouts. Different from conventional layout systems that are limited to the optimization of single devices, our layout generation tool attempts to optimize more complex modules. This tool includes a complete tool suite that covers the following three major analog physical designs stages. 1) Module Generation: designers can develop and maintain their own technology- and application-independent module generators for subcircuits using an in-house developed description language. 2) Placement: a two-stage placement technique, tailored for the analog placement design, is proposed. In particular, this placement algorithm features a novel genetic placement stage followed by a fast simulated reannealing scheme. 3) Routing: the minimum-Steiner-tree-based global routing is developed, and it is actually integrated into the placement procedure to improve reliability and routability of the placement solutions. Following the global routing, a compaction-based constructive detailed routing finally completes the interconnection of the entire layout. Several testing circuits have been applied to demonstrate the design efficiency and the effectiveness of this tool. Experimental results show that this new layout tool is capable of producing high quality layouts comparable to those manually done by layout experts but with much less design time

[1]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[2]  U. Kleine,et al.  New description language and graphical user interface for module generation in analog layouts , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[3]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[4]  Pinaki Mazumder,et al.  Macro-cell and module placement by genetic adaptive search with bitmap-represented chromosome , 1991, Integr..

[5]  Rob A. Rutenbar,et al.  Computer-aided design of analog and mixed-signal integrated circuits , 2000, Proceedings of the IEEE.

[6]  J. D. Conway,et al.  An automatic layout generator for analog circuits , 1992, [1992] Proceedings The European Conference on Design Automation.

[7]  Yingtao Jiang,et al.  A placement algorithm for implementation of analog LSI/VLSI systems , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[8]  Chung-Kuan Cheng,et al.  Block placement with symmetry constraints based on the O-tree non-slicing representation , 2000, DAC.

[9]  W. Brockherde,et al.  Alsyn: Flexible Rule-based Layout Synthesis For Analog ICs , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  B. Martin.  Automation comes to analog , 2001 .

[11]  Michael McLennan,et al.  Effective Tcl/Tk Programming: Writing Better Programs with Tcl and Tk , 1997 .

[12]  Alain Greiner,et al.  Using C to write portable CMOS VLSI module generators , 1994, EURO-DAC '94.

[13]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[14]  Lihong Zhang,et al.  Mismatch optimization for analog circuits using the DesignAssistant , 2002, 9th International Conference on Electronics, Circuits and Systems.

[15]  Florin Balasa,et al.  On the exploration of the solution space in analog placement with symmetry constraints , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  D. Lacroix,et al.  An interactive graphical approach to module generator development , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[17]  Ken Martin,et al.  BALLISTIC: an analog layout language , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[18]  Rob A. Rutenbar,et al.  Automation of IC Layout with Analog Constraints , 2002 .

[19]  John M. Cohn.  Analog Device-Level Layout Automation , 1994 .

[20]  H. W. Li,et al.  Analog layout using ALAS , 1996 .

[21]  Elizabeth M. Rudnick,et al.  Genetic algorithms for VLSI design, layout & test automation , 1999 .

[22]  D. F. Wong,et al.  Simulated Annealing for VLSI Design , 1988 .

[23]  Frédéric Gaffiot,et al.  FLAG: a flexible layout generator for analog MOS transistors , 1998 .

[24]  Lihong Zhang,et al.  A new design rule description for automated layout tools , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[25]  R. J. Mack,et al.  VLSI physical design automation: theory and practice , 1996 .

[26]  Lester Ingber,et al.  Simulated annealing: Practice versus theory , 1993 .