Contributions on Converter Integrated Components and Detailed Models

In this chapter, proposals for the integrated implementation of some of the converter components (this is, the inductor and the capacitor) are presented. Additionally, detailed models of all the components, mainly focused on the power losses and occupied area evaluation are also proposed. A triangular spiral composed by bonding wires is proposed to implement the inductor, and its design optimization is provided as well. With respect to the output capacitor implementation, a bi-dimensional matrix of parallel connected MOS capacitors (MOSCAP) is proposed. In addition to the design optimization of a single MOSCAP (to minimize its ESR), a model for the whole structure ESR is presented, as well as its optimization. Regarding the tapered buffers design (use to implement the power drivers), an energy consumption model is proposed, as well as the model for their output fall-rise time, which is used as a link required for the concurrent design of the power drivers and the power transistors. Finally, focusing on the power transistors, a model for the switching losses is presented (from a revised existing model), which splits the switching losses into two different mechanisms, the capacitive switching losses and the resistive switching losses. At the end of the section, the complete procedure for the concurrent optimization of both the power transistors and their corresponding drivers is proposed.

[1]  G. Salmer,et al.  Ultrahigh frequency DC-to-DC converters using GaAs power switches , 2001 .

[2]  F.C. Lee,et al.  Analytical loss model of power MOSFET , 2006, IEEE Transactions on Power Electronics.

[3]  Thomas Duerbaum,et al.  Switching loss contributions of synchronous rectifiers in VRM applications , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[4]  N. Klemmer.  Inductance calculations for MCM system design and simulation , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[5]  L.W. Linholm,et al.  An optimized output stage for MOS integrated circuits , 1975, IEEE Journal of Solid-State Circuits.

[6]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[7]  Mohamed A. Mostafa,et al.  On-chip RF filters using bond wire inductors , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[8]  Stephen P. Boyd,et al.  Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.

[9]  Gyu-Hyeong Cho,et al.  An integrated CMOS DC-DC converter for battery-operated systems , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[10]  P.L. Chapman,et al.  Optimization of CMOS Transistors for Low Power DC-DC Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[11]  E. Waffenschmidt,et al.  Integrated Ultra Thin Flexible Inductors for Low Power Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[12]  Willy Sansen,et al.  A high-density, matched hexagonal transistor structure in standard CMOS technology for high-speed applications , 2000 .

[13]  Mark G. Allen,et al.  Micromachined planar inductors on silicon wafers for MEMS applications , 1998, IEEE Trans. Ind. Electron..

[14]  Hai-Young Lee,et al.  Wideband characterization of a typical bonding wire for microwave and millimeter-wave integrated circuits , 1995 .

[15]  Eby G. Friedman,et al.  A unified design methodology for CMOS tapered buffers , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[16]  R. Ulrich,et al.  The "Stealth" decoupling capacitor , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[17]  Vivek De,et al.  Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[18]  Yuqin Sun,et al.  Microfabricated V-Groove Power Inductors for High-Current Low-Voltage Fast-Transient DC-DC Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[19]  Roberto Sorrentino,et al.  Modeling and characterization of the bonding-wire interconnection , 2001 .

[20]  Randall L. Geiger,et al.  Minimization of area in low-resistance MOS switches , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[21]  Dragan Maksimovic,et al.  A power stage optimization method for monolithic DC-DC converters , 2006 .

[22]  S. Sugahara,et al.  Micro DC/DC converter that integrates planar inductor on power IC , 2000 .

[23]  Anurag Mittal,et al.  Nano-CMOS Circuit and Physical Design , 2004 .

[24]  Mark G. Allen,et al.  A comparison of two micromachined inductors (bar- and meander-type) for fully integrated boost DC/DC , 1996 .

[25]  L.W. Schaper,et al.  Advanced decoupling in high performance IC packaging , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[26]  Wai Tung Ng,et al.  Variable output, soft-switching DC/DC converter for VLSI dynamic voltage scaling power supply applications , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[27]  J. Brown,et al.  Modeling the switching performance of a MOSFET in the high side of a non-isolated buck converter , 2006, IEEE Transactions on Power Electronics.

[28]  E. Brandon,et al.  Fabrication and characterization of microinductors for distributed power converters , 2003 .

[29]  P. Larsson,et al.  Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance , 1997, IEEE J. Solid State Circuits.

[30]  Richard C. Jaeger,et al.  Comments on "An optimized output stage for MOS integrated circuits" [with reply] , 1975 .

[31]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[32]  Chi-Taou Tsai,et al.  Package inductance characterization at high frequencies , 1994 .

[33]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[34]  C. Ahn,et al.  Micromachined spiral inductors using UV-LIGA techniques , 2001 .

[35]  H. Samavati,et al.  Fractal capacitors , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[36]  S.C.O. Mathuna,et al.  PCB integrated inductors for low power DC/DC converter , 2003 .

[37]  Charles R. Sullivan,et al.  Design of microfabricated inductors , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[38]  Michiel Steyaert,et al.  A 1.8-GHz CMOS low-phase-noise voltage-controlled oscillator with prescaler , 1995, IEEE J. Solid State Circuits.

[39]  M. Steyaert,et al.  A CMOS 1.8 GHz low-phase-noise voltage-controlled oscillator with prescaler , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[40]  Ali M. Niknejad,et al.  Analysis, design, and optimization of spiral inductors and transformers for Si RF ICs , 1998, IEEE J. Solid State Circuits.

[41]  K. Lee,et al.  Design of CMOS tapered buffer for minimum power-delay product , 1994, IEEE J. Solid State Circuits.

[42]  Joungho Kim,et al.  Separated role of on-chip and on-PCB decoupling capacitors for reduction of radiated emission on printed circuit board , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[43]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[44]  P.L. Chapman,et al.  Design of Low Power Monolithic DC-DC Buck Converter with Integrated Inductor , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[45]  T. Lopez,et al.  Method for the Analysis of Power MOSFET Losses in a Synchronous Buck Converter , 2006, 2006 12th International Power Electronics and Motion Control Conference.

[46]  P. Kinget,et al.  0.5-V analog circuit techniques and their application in OTA and filter design , 2005, IEEE Journal of Solid-State Circuits.

[47]  Hyoung-june Kim,et al.  Fabrication of high frequency DC-DC converter using Ti/FeTaN film inductor , 2001 .

[48]  P.L. Chapman,et al.  Design issues for monolithic DC-DC converters , 2005, IEEE Transactions on Power Electronics.

[49]  Marian K. Kazimierczuk,et al.  Self-capacitance of inductors , 1997 .

[50]  S. Kiaei,et al.  Monolithic distributed power supply for a mixed-signal integrated circuit , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[51]  S.C.O. Mathuna,et al.  Magnetics on silicon: an enabling technology for power supply on chip , 2005, IEEE Transactions on Power Electronics.

[52]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[53]  Nanju Na,et al.  The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[54]  Yannis Papananos,et al.  Systematic analysis and modeling of integrated inductors and transformers in RF IC design , 2000 .

[55]  Pietro Andreani,et al.  A toroidal inductor integrated in a standard CMOS process , 2007 .

[56]  Masaharu Edo,et al.  The optimum chip size of a thin film reactor for a high-efficiency operation of a micro DC-DC converter , 1998, PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196).

[57]  Teresa H. Meng,et al.  A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator , 1997 .

[58]  Chung-Yu Wu,et al.  Area-efficient layout design for CMOS output transistors , 1997 .

[59]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[60]  Anh Dinh,et al.  A 0.18 /spl mu/m CMOS channel select filter using Q-enhancement technique , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[61]  S. Wong,et al.  Physical modeling of spiral inductors on silicon , 2000 .

[62]  V. Ivanov,et al.  A low ripple on-chip charge pump for bootstrapping of the noise-sensitive nodes , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[63]  M.J. Deen,et al.  An effective gate resistance model for CMOS RF and noise modeling , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[64]  R. K. Williams,et al.  Optimization of complementary power DMOSFETs for low-voltage high-frequency DC-DC conversion , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[65]  D. Scott Wills,et al.  On-chip decoupling capacitor optimization using architectural level prediction , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[66]  M. Nemes,et al.  Driving large capacitance in MOS LIS systems , 1984 .

[67]  Diego Cabello,et al.  Practical considerations on doughnut transistors design , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[68]  Stephen P. Boyd,et al.  Optimization of inductor circuits via geometric programming , 1999, DAC '99.

[69]  M. Brkovic,et al.  High frequency synchronous buck converter for low voltage applications , 1998, PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196).

[70]  Vivek De,et al.  Low-voltage-swing monolithic dc-dc conversion , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[71]  Jose E. Schutt-Aine,et al.  Development of three-dimensional inductors using plastic deformation magnetic assembly (PDMA) , 2003 .

[72]  Xiaoning Qi,et al.  A fast 3D modeling approach to electrical parameters extraction of bonding wires for RF circuits , 2000 .

[73]  Lijin Zhang,et al.  Hydrophobic ionic liquid-based ultrasound-assisted extraction of magnolol and honokiol from cortex Magnoliae officinalis. , 2010, Journal of separation science.

[74]  F.C. Lee,et al.  A novel model for MOSFET switching loss calculation , 2004, The 4th International Power Electronics and Motion Control Conference, 2004. IPEMC 2004..

[75]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[76]  R. Castello,et al.  A bond-wire inductor-MOS varactor VCO tunable from 1.8 to 2.4 GHz , 2002 .

[77]  Michiel Steyaert,et al.  A 700-MHz 1-W fully differential CMOS class-E power amplifier , 2002 .

[78]  Chong H. Ahn,et al.  2D and 3D simulation of toroidal type thin film inductors , 1998 .

[79]  M. Steyaert,et al.  1.1 GHz oscillator using bondwire inductance , 1994 .