Implementation of MCML universal logic gate for 10 GHz-range in 0.13 /spl mu/m CMOS technology

In this work/sup 1/ an optimization method for designing the universal MOS Current Mode Logic (MCML) gate for high-speed applications is developed. The optimization method is then applied to the standard and two modified topologies of the universal logic gate that are proposed in this article. The target frequency of operation is 10 GHz and above. The reported results are compared in terms of speed, area, and power dissipation. The modified topologies improve the speed by 25% to 30% over that of the standard topology, while dissipating the same amount of power. All simulations are done in a 0.13 /spl mu/m standard CMOS process, using Spectre simulator.

[1]  M. I. Elmasry,et al.  Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.

[2]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[3]  Massimo Alioto,et al.  Modeling Propagation Delay of MUX, XOR, and D-Latch Source-Coupled Logic Gates , 2002, PATMOS.

[4]  Jan M. Rabaey,et al.  MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[5]  Massimo Alioto,et al.  Delay estimation of SCL gates with output buffer , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[6]  A. Grabel,et al.  A method for the determination of the transfer function of electronic circuits , 1973 .