Performance enhancement of c-CESL-strained 95-nm-gate NMOSFET using trench-based structure
暂无分享,去创建一个
Yu Qi | Luo Qian | Tan Kaizhou | Zhao Di | Cui Wei | Wang Xiangzhan
[1] M. Hane,et al. Highly Efficient Stress Transfer Techniques in Dual Stress Liner CMOS Integration , 2007, 2007 IEEE Symposium on VLSI Technology.
[2] E. Maciejewski,et al. Extending dual stress liner process to high performance 32nm node SOI CMOS manufacturing , 2008, 2008 IEEE International SOI Conference.
[3] V. Fiori,et al. Method for Managing the Stress Due to the Strained Nitride Capping Layer in MOS Transistors , 2007, IEEE Transactions on Electron Devices.
[4] Y. Tateshita,et al. High-Performance Metal/High-$k$ n- and p-MOSFETs With Top-Cut Dual Stress Liners Using Gate-Last Damascene Process on (100) Substrates , 2009, IEEE Transactions on Electron Devices.
[5] Frederic Allibert,et al. Hole Transport in Strained and Relaxed SiGe Channel Extremely Thin SOI MOSFETs , 2013, IEEE Electron Device Letters.
[6] G. Burbach,et al. Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[7] Impacts of Notched-Gate Structure on Contact Etch Stop Layer (CESL) Stressed 90-nm nMOSFET , 2007, IEEE Electron Device Letters.
[8] Z. Shen,et al. Performance of Trench Power MOSFET With Strained Si/SiGe Multilayer Channel , 2011, IEEE Transactions on Electron Devices.