Economic Analysis of the HOY Wireless Test Methodology
暂无分享,去创建一个
[1] Cheng-Wen Wu,et al. Cost and benefit models for logic and memory BIST , 2000, DATE '00.
[2] Cheng-Wen Wu,et al. Economic Aspects of Memory Built-in Self-Repair , 2007, IEEE Design & Test of Computers.
[3] Vwani P. Roychowdhury,et al. RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.
[4] Wojciech Maly,et al. Modeling the Economics of Testing: A DFT Perspective , 2002, IEEE Des. Test Comput..
[5] Cheng-Wen Wu,et al. A prototype of a wireless-based test system , 2007, 2007 IEEE International SOC Conference.
[6] Hans Eberle,et al. Testing systems wirelessly , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..
[7] Shi-Yu Huang,et al. The HOY Tester-Can IC Testing Go Wireless? , 2006, 2006 International Symposium on VLSI Design, Automation and Test.
[8] Rochit Rajsuman,et al. Architecture and design of an open ATE to incubate the development of third-party instruments , 2005, IEEE Transactions on Instrumentation and Measurement.
[9] Igor M. Filanovsky,et al. Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes , 2008, 2008 IEEE International Test Conference.
[10] Lin Fu,et al. Noncontact wafer probe using wireless probe cards , 2005, IEEE International Conference on Test, 2005..
[11] Lee Song,et al. Evaluating ATE features in terms of test escape rates and other cost of test culprits , 2002, Proceedings. International Test Conference.
[12] Cheng-Wen Wu,et al. Stable Performance MAC Protocol for HOY Wireless Tester under Large Population , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).