Upset Characterization and Test Methodology of the PowerPC405 Hard-Core Processor Embedded in Xilinx Field Programmable Gate Arrays
暂无分享,去创建一个
[1] L. Edmonds. Proton SEU cross sections derived from heavy-ion test data , 2000 .
[2] Carl Carmichael,et al. Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .
[3] M. Caffrey,et al. Correcting single-event upsets through virtex partial configuration , 2000 .
[4] Robert Ecoffet,et al. An empirical model for predicting proton induced upset , 1996 .
[5] C. Carmichael,et al. Comparison of Xilinx Virtex-II FPGA SEE sensitivities to protons and heavy ions , 2004, IEEE Transactions on Nuclear Science.
[6] Farokh Irom,et al. Single-event upset in the PowerPC750 microprocessor , 2001 .
[7] R. Koga,et al. Techniques of Microprocessor Testing and SEU-Rate Prediction , 1985, IEEE Transactions on Nuclear Science.
[8] Farokh Irom,et al. Single-event upset in evolving commercial silicon-on-insulator microprocessor technologies , 2003 .
[9] Farokh Irom,et al. Single-event upset in commercial silicon-on-insulator PowerPC microprocessors , 2002 .
[10] C. Carmichael,et al. Single Event Upsets in Xilinx Virtex-4 FPGA Devices , 2006, 2006 IEEE Radiation Effects Data Workshop.