Development and Synthesis of Adaptive Multi-grained Reconfigurable Hardware Architecture for Dynamic Function Patterns
暂无分享,去创建一个
[1] M. Glesner,et al. An application-tailored dynamically reconfigurable hardware architecture for digital baseband processing , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).
[2] Jürgen Becker,et al. Multi-grained reconfigurable datapath structures for online-adaptive reconfigurable hardware architectures , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).
[3] Julio A. de Oliveira Filho,et al. CRC – Concepts and Evaluation of Processor-Like Reconfigurable Architectures (CRC – Konzepte und Bewertung prozessorartig rekonfigurierbarer Architekturen) , 2007, it Inf. Technol..
[4] R. Shackleton. A Quantitative Approach , 2005 .
[5] J. Becker,et al. Coarse-grain reconfigurable XPP devices for adaptive high-end mobile video-processing , 2004, IEEE International SOC Conference, 2004. Proceedings..
[6] R. Engelbrecht,et al. DIGEST of TECHNICAL PAPERS , 1959 .
[7] Jürgen Becker,et al. New Adaptive Multi-grained Hardware Architecture for Processing of Dynamic Function Patterns (Neue adaptive multi-granulare Hardwarearchitektur) , 2007, it Inf. Technol..
[8] S. Asano,et al. The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[9] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[10] Jürgen Becker,et al. Aufbau- und Strukturkonzepte einer adaptive multigranularen rekonfigurierbaren Hardwarearchitektur , 2004, ARCS Workshops.