On the development of an island-style FPGA

This paper presents the development of a custom SRAM island-style FPGA, covering the information needed and the steps involved in hardware implementation, bitstream configuration and design alternatives to facilitate the overall implementation effort from an academic point of view. To achieve the state of the art, commercial FPGAs can employ a large team, a high time-to-market, and high non-recurring engineering costs. In contrast, by taking the challenge of building a custom FPGA with a small team of researchers, the development of custom architecture and size focuses on the proof of concept. This baseline methodology result can be a start point for the development of new technologies or circuit enhancements.

[1]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[2]  Mahmut T. Kandemir,et al.  Improving soft-error tolerance of FPGA configuration bits , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[3]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[4]  Michael Wirthlin,et al.  High-speed FPGA configuration and testing through JTAG , 2016, 2016 IEEE AUTOTESTCON.

[5]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[6]  Dominique Lavenier,et al.  Placing, Routing, and Editing Virtual FPGAs , 2001, FPL.

[7]  Eddie Hung.  Mind the (synthesis) gap: Examining where academic FPGA tools lag behind industry , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[8]  Jonathan Rose,et al.  Automatic transistor and physical design of FPGA tiles from an architectural specification , 2003, FPGA '03.

[9]  Vaughn Betz,et al.  Should FPGAS abandon the pass-gate? , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[10]  Steven J. E. Wilton,et al.  Architectures and algorithms for field-programmable gate arrays with embedded memory , 1997 .

[11]  Malgorzata Marek-Sadowska,et al.  Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing , 1995, 32nd Design Automation Conference.

[12]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[13]  Steven Trimberger,et al.  Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology , 2015, Proceedings of the IEEE.

[14]  James Coole,et al.  Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[15]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[16]  J. Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Kenneth B. Kent,et al.  The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[18]  Jason Helge Anderson,et al.  Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[19]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[20]  Habib Mehrez,et al.  Application-Specific Mesh-based Heterogeneous FPGA Architectures , 2010 .

[21]  Fabian Vargas,et al.  Analysis of single-event upsets in a Microsemi ProAsic3E FPGA , 2017, 2017 18th IEEE Latin American Test Symposium (LATS).

[22]  Matthew French,et al.  Open-Source Bitstream Generation , 2013, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines.