A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth

This paper presents a sixth-order bandpass ΣΔ modulator with 10 MHz bandwidth and 200 MHz center frequency suitable for high-IF applications. The fs/4 modulator employs an 800 MHz clock frequency and uses an active RC loop filter implemented with three-stage linearized operational amplifiers achieving more than 50 dB gain at 200 MHz. Furthermore, a calibration technique is proposed to compensate for process-voltage-temperature (PVT) variations, which involves measurement and optimization of the noise transfer function by injecting two auxiliary tones at the quantizer input. The modulator achieves 68.4 dB peak SNDR measured in 10 MHz bandwidth and IM3 of -73.5 dB at -2 dBr input signal. Fabricated in a vanilla 0.18 μm CMOS technology, the modulator consumes 160 mW (static + dynamic power) and occupies an active silicon area of 2.5 mm2.

[1]  Higher order dynamic element matching by shortened tree-structure in delta-sigma modulators , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[2]  A. Rusu,et al.  Putting the "FLEX" in flexible mobile wireless radios - A wideband continuous-time baudpass sigma-delta ADC software radios , 2006, IEEE Circuits and Devices Magazine.

[3]  Richard Schreier,et al.  A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz , 2006 .

[4]  Willy Sansen,et al.  Distortion in elementary transistor circuits , 1999 .

[5]  Stephen A. Maas,et al.  Nonlinear Microwave and RF Circuits , 2003 .

[6]  José Silva-Martínez,et al.  OTA linearity enhancement technique for high frequency applications with IM3 below -65 dB , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[8]  T. Yamamoto,et al.  A 63 mA 112/94 dB DR IF Bandpass $\Delta\Sigma$ Modulator With Direct Feed-Forward Compensation and Double Sampling , 2008, IEEE Journal of Solid-State Circuits.

[9]  Jonathan Borremans,et al.  A 2.4 GHz Low-Power Sixth-Order RF Bandpass $\Delta\Sigma$ Converter in CMOS , 2009, IEEE Journal of Solid-State Circuits.

[10]  V.S.L. Cheung,et al.  A 3.3-V 240-MS/s CMOS bandpass /spl Sigma//spl Delta/ modulator using a fast-settling double-sampling SC filter , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[11]  Akira Yasuda,et al.  A third-order ΔΣ modulator using second-order noise-shaping dynamic element matching , 1998, IEEE J. Solid State Circuits.

[12]  S.P. Voinigescu,et al.  A Low-Noise 40-GS/s Continuous-Time Bandpass $\Delta\Sigma$ ADC Centered at 2 GHz for Direct Sampling Receivers , 2007, IEEE Journal of Solid-State Circuits.

[13]  D. Paterson,et al.  A 375mW Quadrature Bandpass /spl Delta//spl Sigma/ ADC with 90dB DR and 8.5MHz BW at 44MHz , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  W. Martin Snelgrove,et al.  Continuous-time delta-sigma modulators for high-speed a/d conversion , 2013 .

[15]  S.P. Voinigescu,et al.  A 1 GHz Bandwidth Low-Pass $\Delta \Sigma$ ADC With 20–50 GHz Adjustable Sampling Rate , 2009, IEEE Journal of Solid-State Circuits.

[16]  Terri S. Fiez,et al.  Improved Delta-Sigma DAC Linearity Using Data Weighted Averaging. , 1995 .

[17]  Teemu Salo,et al.  Bandpass Delta-Sigma Modulators for Radio Receivers , 2003 .

[18]  Jose Silva-Martinez,et al.  A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors , 2003, IEEE J. Solid State Circuits.

[19]  E.K.F. Lee,et al.  A 1.2V direct background digital tuned continuous-time bandpass sigma-delta modulator , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[20]  J. Silva-Martinez,et al.  Digital based calibration technique for continuous-time bandpass sigma-delta analog-to-digital converters , 2009 .

[21]  F. Maloberti,et al.  A mirror image free two-path bandpass /spl Sigma//spl Delta/ modulator with 72 dB SNR and 86 dB SFDR , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[22]  José Silva-Martínez,et al.  A 63 dB SNR, 75-mW Bandpass RF $\Sigma\Delta$ ADC at 950 MHz Using 3.8-GHz Clock in 0.25-$\mu{\hbox {m}}$ SiGe BiCMOS Technology , 2007, IEEE Journal of Solid-State Circuits.

[23]  P. Malcovati,et al.  40 MHz IF 1 MHz Bandwidth Two-Path Bandpass ΣΔ Modulator With 72 dB DR Consuming 16 mW , 2008, IEEE Journal of Solid-State Circuits.

[24]  R. Schreier,et al.  A 375-mW Quadrature Bandpass $\Delta\Sigma$ ADC With 8.5-MHz BW and 90-dB DR at 44 MHz , 2006, IEEE Journal of Solid-State Circuits.

[25]  H. Tao,et al.  Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .

[26]  Frank Henkel,et al.  Excess loop delay effects in continuous-time quadrature bandpass sigma-delta modulators , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..