High-speed, Low Cost Parallel Memory-Based FFT Processors for OFDM Applications

Low cost yet efficient FFT (Fast Fourier Transform) processors are greatly needed for real-time operation in many OFDM applications. Taking the advantages of both memory-based and pipelined FFT architectures, this paper presents simple radix-2 memory-based FFT (MBFFT) Processors with low hardware cost and high maximum operation frequency. Results show that the core area of the proposed MBFFT is 1.79 mm2 with the maximum operation frequency of 205 MHz, or a process speed of 269 mus for N=8192 points (24 bits per word). This also implies a throughput of 730 Mb/s (Mbits per second). This paper also presents parallel MBFFT structures with two and four butterfly processing elements (PEs), respectively, to improve the latency while still keeping low hardware cost and high maximum operation frequency.

[1]  Chin-Liang Wang,et al.  A novel memory-based FFT processor for DMT/OFDM applications , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[2]  Yiyan Wu,et al.  COFDM: an overview , 1995, IEEE Trans. Broadcast..

[3]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[4]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[5]  Keshab K. Parhi,et al.  An efficient pipelined FFT architecture , 2003 .

[6]  C. Joanblanq,et al.  A fast single chip implementation of 8192 complex points FFT , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  Sau-Gee Chen,et al.  An efficient memory-based FFT architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[9]  Chen-Yi Lee,et al.  A dynamic scaling FFT processor for DVB-T applications , 2004 .

[10]  Ramjee Prasad,et al.  OFDM for Wireless Multimedia Communications , 1999 .

[11]  Wei-Chien Tang,et al.  適用於地面式數位電視廣播系統之平行架構記憶體式快速傅立葉轉換處理器設計 ;Design of Parallel Memory-Based FFT Processors for DVB-T System , 2007 .

[12]  Chin-Long Wey,et al.  Efficient memory-based FFT processors for OFDM applications , 2007, 2007 IEEE International Conference on Electro/Information Technology.

[13]  Jen-Ming Wu,et al.  Reconfigurable FFT Design for Low Power OFDM Communication Systems , 2006, 2006 IEEE International Symposium on Consumer Electronics.

[14]  Chen-Yi Lee,et al.  A 1-GS/s FFT/IFFT processor for UWB applications , 2005, IEEE J. Solid State Circuits.

[15]  Chin-Liang Wang,et al.  A new memory-based FFT processor for VDSL transceivers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).