A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change

A1/1.8-inch 6.4Mpixel 60frames/s CMOS image sensor fabricated in a 0.18mum 1P3M process is described. A zigzag-shaped 1.75T/pixel architecture and a 10b counter-type column parallel ADC enables 2.5times2.5mum2 pixels. The resulting pixel has 38% fill factor, 12ke-/lux-s, and random noise of 7e-rms. A 10b parallel LVDS interface enables data rates of up to 4.32Gb/s with 216MHz DDR. Full frame and 2times2 binning modes are interchangeable without an extra invalid frame

[1]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Woodward Yang,et al.  An integrated 800/spl times/600 CMOS imaging system , 1999 .

[3]  Eric R. Fossum,et al.  A high-speed, 240-frames/s, 4.1-Mpixel CMOS sensor , 2003 .

[4]  T. Yamaguchi,et al.  A 1/4in 2M pixel CMOS image sensor with 1.75 transistor/pixel , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Toshiaki Sato,et al.  6.1 A 3.9µm Pixel Pitch VGA Format 10b Digital Image Sensor with 1.5-Transistor/Pixel , 2004 .

[6]  Tomoyuki Umeda,et al.  CMOS image sensor using a floating diffusion driving buried photodiode , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).