Compact modeling of carbon nanotube transistor for early stage process-design exploration

Carbon nanotube transistor (CNT) is promising to be the technology of choice for nanoscale integration. In this work, we develop the first compact model of CNT, with the objective to explore the optimal process and design space for robust low-power applications. Based on the concept of the surface potential, the new model accurately predicts the characteristics of a CNT device under various process and design conditions, such as diameter, chirality, gate dielectrics, and bias voltages. With the physical modeling of the contact, this model covers both the Schottky-barrier CNT (SB-CNT) and MOS-type CNT. The proposed model does not require any iteration and thus, significantly enhances the simulation efficiency to support large-scale design research. Using this model, we benchmark the performance of a FO4 inverter with CNT and 22nm CMOS technology. The following key insights are extracted: (1) even with the SB-CNT and realistic layout parasitics, the circuit speed can be more than 10X that of 22nm CMOS; (2) The diameter range of 1-1.5nm exhibits the maximum tolerance to contact materials and process variations; (3) a CNT circuit allows better scaling of the supply voltage (Vdd) for power reduction. For a fixed energy consumption and Vdd, the CNT speed is 4X that of 22nm CMOS. Overall, the new model enables efficient design research with CNT, revealing tremendous opportunities for both high-speed and low-power applications.

[1]  Arash Hazeghi,et al.  Schottky-Barrier Carbon Nanotube Field Effect Transistor Modeling , 2006 .

[2]  K. Natori,et al.  Characteristics of a carbon nanotube field-effect transistor analyzed as a ballistic nanowire field-effect transistor , 2005 .

[3]  K. Roy,et al.  Carbon Nanotube Field-Effect Transistors for High-Performance Digital Circuits—DC Analysis and Modeling Toward Optimum Transistor Structure , 2006, IEEE Transactions on Electron Devices.

[4]  M. P. Anantram,et al.  Band-gap change of carbon nanotubes: Effect of small uniaxial and torsional strain , 1999 .

[5]  M. Lundstrom,et al.  Essential physics of carrier transport in nanoscale MOSFETs , 2002 .

[6]  H. Wong,et al.  A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[7]  Kyeongjae Cho,et al.  Ab initio study of Schottky barriers at metal-nanotube contacts , 2004 .

[8]  S. Mukhopadhyay,et al.  A Circuit-Compatible Model of Ballistic Carbon , 2004 .

[9]  Shinobu Fujita,et al.  Modeling and analysis of circuit performance of ballistic CNFET , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[10]  Kaushik Roy,et al.  A circuit-compatible model of ballistic carbon nanotube field-effect transistors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  H. Wong,et al.  Carbon Nanotube Transistor Circuits - Models and Tools for Design and Performance Optimization , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[12]  John W. Mintmire,et al.  Universal Density of States for Carbon Nanotubes , 1998 .

[13]  Mark S. Lundstrom,et al.  A numerical study of scaling issues for Schottky-barrier carbon nanotube transistors , 2003, IEEE Transactions on Electron Devices.

[14]  Mark S. Lundstrom,et al.  Theory of ballistic nanotransistors , 2003 .

[15]  D. Jimenez,et al.  A simple drain current model for Schottky-barrier carbon nanotube field effect transistors , 2007 .