Design issues in next-generation merchant switch fabrics

Packet-switch fabrics with widely varying characteristics are currently deployed in the domains of both communications and computer interconnection networks. For economical reasons, it would be highly desirable that a single switch fabric could accommodate the needs of a variety of heterogeneous services and applications from both domains. In this paper, we consider the current requirements, technological trends, and their implications on the design of an ASIC chipset for a merchant switch fabric. We then identify the architecture upon which such a suitable and generic switch fabric could be based, and we present the general characteristics of an implementation of this switching fabric within the bounds of current state-of-the-art technology. To our knowledge, this is the first attempt to design a chipset that can be used for both communications and computer interconnection networks.

[1]  Andrea Francini,et al.  Feedback control in a distributed scheduling architecture , 2000, Globecom '00 - IEEE. Global Telecommunications Conference. Conference Record (Cat. No.00CH37137).

[2]  Hyong S. Kim,et al.  Comparison of buffer allocation schemes in ATM switches: complete sharing, partial sharing, and dedicated allocation , 1994, Proceedings of ICC/SUPERCOMM'94 - 1994 International Conference on Communications.

[3]  Abhay Parekh,et al.  A generalized processor sharing approach to flow control in integrated services networks: the single-node case , 1993, TNET.

[4]  Eiji Oki,et al.  CIXOB-k: combined input-crosspoint-output buffered packet switch , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[5]  F. M. Chiussi,et al.  Low-cost scalable switching solutions for broadband networking: the ATLANTA architecture and chipset , 1997 .

[6]  Anna Charny,et al.  On the speedup required for work-conserving crossbar switches , 1999, IEEE J. Sel. Areas Commun..

[7]  David L. Black,et al.  An Architecture for Differentiated Service , 1998 .

[8]  R. Senthinathan,et al.  A 20-Gb/s 0.13-/spl mu/m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer , 2005, IEEE Journal of Solid-State Circuits.

[9]  Tara Javidi,et al.  A high-throughput scheduling algorithm for a buffered crossbar switch fabric , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).

[10]  V. Fineberg,et al.  A practical architecture for implementing end-to-end QoS in an IP network , 2002, IEEE Commun. Mag..

[11]  Y. Tamir,et al.  High-performance multi-queue buffers for VLSI communications switches , 1988, ISCA '88.

[12]  Van Jacobson,et al.  Link-sharing and resource management models for packet networks , 1995, TNET.

[13]  Fred Baker,et al.  Requirements for IP Version 4 Routers , 1995, RFC.

[14]  Dimitrios N. Serpanos,et al.  Switching fabrics with internal backpressure using the ATLAS I single-chip ATM switch , 1997, GLOBECOM 97. IEEE Global Telecommunications Conference. Conference Record.

[15]  Yuval Tamir,et al.  High-performance multiqueue buffers for VLSI communication switches , 1988, [1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings.

[16]  Cyriel Minkenberg,et al.  10 A Four-Terabit Packet Switch Supporting Long Round-Trip Times , 2003, IEEE Micro.

[17]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[18]  H. T. Kung,et al.  Credit-Based Flow Control for ATM Networks , 1994, SIGCOMM 1994.

[19]  Manolis Katevenis.  Buffer requirements of credit-based flow control when a minimum draining rate is guaranteed , 1997, The Fourth IEEE Workshop on High-Performance Communication Systems.

[20]  Martin L. Schmatz,et al.  High-density optical interconnects within large-scale systems , 2003, Photonics Fabrication Europe.

[21]  Nick McKeown,et al.  The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.

[22]  Hui Zhang,et al.  Implementing distributed packet fair queueing in a scalable switch architecture , 1998, Proceedings. IEEE INFOCOM '98, the Conference on Computer Communications. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Gateway to the 21st Century (Cat. No.98.

[23]  C. Minkenberg,et al.  A combined input and output queued packet switched system based on PRIZMA switch on a chip technology , 2000, IEEE Communications Magazine.

[24]  Sudhakar Yalamanchili,et al.  Interconnection Networks: An Engineering Approach , 2002 .

[25]  Hui Zhang,et al.  Implementing scheduling algorithms in high-speed networks , 1999, IEEE J. Sel. Areas Commun..

[26]  F. M. Chiussi,et al.  Providing QoS guarantees in packet switches , 1999, Seamless Interconnection for Universal Services. Global Telecommunications Conference. GLOBECOM'99. (Cat. No.99CH37042).

[27]  Cyriel Minkenberg,et al.  Reducing memory size in buffered crossbars with large internal flow control latency , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[28]  Naoaki Yamanaka,et al.  Architectural choices in large scale ATM switches , 1998 .

[29]  Hui Zhang,et al.  Exact emulation of an output queueing switch by a combined input output queueing switch , 1998, 1998 Sixth International Workshop on Quality of Service (IWQoS'98) (Cat. No.98EX136).

[30]  Victor C. M. Leung,et al.  A framework for optimizing the cost and performance of next-generation IP routers , 1999, IEEE J. Sel. Areas Commun..

[31]  Mitchell Gusat,et al.  Flow control scheduling , 2003, Microprocess. Microsystems.

[32]  Masayoshi Nabeshima.  Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch , 2000 .

[33]  Nick McKeown,et al.  Matching output queueing with a combined input/output-queued switch , 1999, IEEE J. Sel. Areas Commun..

[34]  Sally Floyd,et al.  Difficulties in simulating the internet , 2001, TNET.

[35]  C. Minkenberg.  Performance of i-SLIP scheduling with large round-trip latency , 2003, Workshop on High Performance Switching and Routing, 2003, HPSR..

[36]  H. Jonathan Chao,et al.  A dual-level matching algorithm for 3-stage Clos-network packet switches , 2003, 11th Symposium on High Performance Interconnects, 2003. Proceedings..

[37]  Andrea Francini,et al.  A distributed scheduling architecture for scalable packet switches , 2000, IEEE Journal on Selected Areas in Communications.

[38]  Avi Mendelson,et al.  Coming challenges in microarchitecture and architecture , 2001, Proc. IEEE.