A 22 nm 15-Core Enterprise Xeon® Processor Family
暂无分享,去创建一个
Wei Chen | David Ayers | Stefan Rusu | Aaron Martin | Harry Muljono | Shenggao Li | Simon M. Tam | Sujal Vora | Raj Varada | Eddie Wang
[1] Shenggao Li,et al. Clock generation for a 32nm server processor with scalable cores , 2011, 2011 IEEE International Solid-State Circuits Conference.
[2] Stefan Rusu,et al. A 45nm 8-core enterprise Xeon ® processor , 2009 .
[3] George Varghese,et al. A 22nm IA multi-CPU and GPU System-on-Chip , 2012, 2012 IEEE International Solid-State Circuits Conference.
[4] C. Auth,et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[5] Wei Chen,et al. A 22nm 2.5MB slice on-die L3 cache for the next generation Xeon® processor , 2013, 2013 Symposium on VLSI Technology.
[6] Wei Chen,et al. 5.4 Ivytown: A 22nm 15-core enterprise Xeon® processor family , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[7] Robert J. Safranek,et al. Intel® QuickPath Interconnect Architectural Features Supporting Scalable System Architectures , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.
[8] John Wu,et al. A 78mW 11.8Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[9] Jonathan Chang,et al. A 45 nm 8-Core Enterprise Xeon¯ Processor , 2010, IEEE J. Solid State Circuits.