A CMOS multi-channel 10-Gb/s Transceiver
暂无分享,去创建一个
Yoshiyasu Doi | Hirotaka Tamura | Satoshi Matsubara | Masaya Kibune | Toshihiko Mori | Takeshi Yamamura | Kohtaroh Gotoh | Takaya Chiba | Hideki Takauchi | Toshiaki Sakai | Hideaki Anbutsu | Hisakatsu Yamaguchi | Motomu Takatsu
[1] H. Tamura,et al. 5 Gb/s bidirectional balanced-line link compliant with plesiochronous clocking , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[2] Stefanos Sidiropoulos,et al. A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.