Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling

In this paper, we present analytical models for fast estimation of coupling capacitance of square-shaped through-silicon vias (TSVs) in three-dimensional integrated circuits (3D ICs). Errors between our model and Synopsys Raphael simulation on regular TSV structures remain less than 6.03% while the computation time of our model for capacitance estimation is negligible. We also develop a simple capacitance estimation technique to extract TSV-to-TSV coupling capacitance in general layouts. Average errors between our model and Raphael simulation on random TSV structures is 5.06%-8.24%, and maximum errors remain less than 18.91% which is tolerable for fast capacitance estimation in computer-aided design area.

[1]  A. Pointon,et al.  Physics for engineers and scientists , 1978 .

[2]  T. Sakurai,et al.  Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[3]  Jason Cong,et al.  Thermal via planning for 3-D ICs , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[4]  Arvind Kumar,et al.  Three-dimensional integrated circuits , 2006, IBM J. Res. Dev..

[5]  Kaushik Roy,et al.  An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Yehea I. Ismail,et al.  Analytical Model for the Propagation Delay of Through Silicon Vias , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[7]  Sung Kyu Lim,et al.  Practical Problems in VLSI Physical Design Automation , 2008 .

[8]  A. Jourdain,et al.  Through-silicon via and die stacking technologies for microsystems-integration , 2008, 2008 IEEE International Electron Devices Meeting.

[9]  A. Jourdain,et al.  3D stacked IC demonstration using a through Silicon Via First approach , 2008, 2008 IEEE International Electron Devices Meeting.

[10]  Eby G. Friedman,et al.  Timing-driven via placement heuristics for three-dimensional ICs , 2008, Integr..

[11]  X. Gu,et al.  A 300-mm wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding , 2008, 2008 IEEE International Electron Devices Meeting.

[12]  Sung Kyu Lim,et al.  Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs , 2009, SLIP '09.

[13]  S. Mukhopadhyay,et al.  TSV-aware interconnect length and power prediction for 3D stacked ICs , 2009, 2009 IEEE International Interconnect Technology Conference.

[14]  Sung Kyu Lim,et al.  A study of Through-Silicon-Via impact on the 3D stacked IC layout , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[15]  Paul D. Franzon,et al.  Design automation for a 3DIC FFT processor for synthetic aperture radar: A case study , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[16]  Madhavan Swaminathan,et al.  Electrical modeling of Through Silicon and Package Vias , 2009, 2009 IEEE International Conference on 3D System Integration.

[17]  E. Friedman,et al.  Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance , 2009, IEEE Transactions on Electron Devices.

[18]  Pierric Gueguen,et al.  Enabling 3D interconnects with metal direct bonding , 2009, 2009 IEEE International Interconnect Technology Conference.

[19]  Taigon Song,et al.  Modeling and analysis of coupling between TSVs, metal, and RDL interconnects in TSV-based 3D IC with silicon interposer , 2009, 2009 11th Electronics Packaging Technology Conference.

[20]  P. Soussan,et al.  3D stacked ICs using Cu TSVs and Die to Wafer Hybrid Collective bonding , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[21]  H. Tu,et al.  Enabling 3D-IC foundry technologies for 28 nm node and beyond: through-silicon-via integration with high throughput die-to-wafer stacking , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[22]  R. Suaya,et al.  Compact AC modeling and analysis of Cu, W, and CNT based through-silicon vias (TSVs) in 3-D ICs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[23]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[24]  Sung Kyu Lim,et al.  Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs , 2010, SLIP '10.