Ultra low impedance transmission line tester
暂无分享,去创建一个
C.Y. Chu | E. Worley | C.Y. Chu | E.R. Worley
[1] S.H. Voldman. ESD robustness and scaling implications of aluminum and copper interconnects in advanced semiconductor technology , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.
[2] Timothy J. Maloney,et al. Integrated circuit metal in the charged device model: bootstrap heating, melt damage, and scaling laws , 1993 .
[3] Chenming Hu,et al. High-current failure model for VLSI interconnects under short-pulse stress conditions , 1997, IEEE Electron Device Letters.
[4] X. Guggenmos,et al. Does The Esd-failure Current Obtained By Transmissionline Pulsing Always Correlate To Human Body Model Tests? , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.
[5] C. Musshoff,et al. Does The Esd-failure Current Obtained By Transmissionline Pulsing Always Correlate To Human Body Model Tests? , 1997 .