13 GHz cascaded 4:1 CMOS injection locked frequency divider

In this paper the first 4:1 injection locked frequency divider (ILFD) consisting of two cascaded divide-by-two LC-resonance ILFDs is presented. The locking range of the divider can be enhanced by optimal locking transistor biasing. For an input frequency of 13 GHz two ILFDs in standard 130 nm CMOS technology generate IQ-output signals within a locking range of 2.2 GHz without any varactor. The power consumption is 12 mW from a supply voltage of 1.5 V.

[1]  M. Tiebout,et al.  A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider , 2004, IEEE Journal of Solid-State Circuits.

[2]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[3]  Lin Zhang,et al.  A 16-to-18GHz 0.18-m Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Behzad Razavi.  Superharmonic InjectionLocked Frequency Dividers , 2003 .

[5]  Michael M. Green,et al.  High-Frequency CML Clock Dividers in 0 . 13-m CMOS Operating Up to 38 GHz , 2005 .

[6]  M. Tiebout,et al.  17 GHz receiver in TSLP package for WLAN/ISM applications in 0.13 /spl mu/m CMOS , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[7]  Minoru Fujishima,et al.  32.8 70GHz CMOS Harmonic Injection-Locked Divider , 2006 .

[8]  Michael M. Green,et al.  High-frequency CML clock dividers in 0.13-/spl mu/m CMOS operating up to 38 GHz , 2005, IEEE Journal of Solid-State Circuits.