Novel Error Detection Scheme With the Harmonious Use of Parity Codes, Well-Taps, and Interleaving Distance

This paper explores the effectiveness of error detection schemes in increasingly multiple-cell upset-dominant technologies, specifically SRAM. A review of interleaving distance, parity codes, and well-taps is conducted to examine each attribute. Then, the paper proposes a novel error detection scheme with the harmonious use of the multiple-cell upset inhibition effects of well-taps, the detectability of parity codes, and an interleaving distance scheme to create an effective error detection scheme that is both flexible and has a high implementation prospect. A row depth model is created to assess the effectiveness of the proposed scheme. The model shows that advanced technologies with greater multiple-cell upset sizes and ratios will experience error detection failures with schemes such as single error correction-double error detection, whereas the proposed scheme remains effective. Experimental data supports the premise that well-taps inhibit multiple-cell upset, as it is found that 1% cross well-taps. The proposed scheme is recognized to be at least three times better against error detection failures than single error correction-double error detection.

[1]  P.H. Eaton,et al.  Multiple Bit Upsets and Error Mitigation in Ultra-Deep Submicron SRAMS , 2008, IEEE Transactions on Nuclear Science.

[2]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[3]  G. Grider,et al.  First Record of Single-Event Upset on Ground, Cray-1 Computer at Los Alamos in 1976 , 2010, IEEE Transactions on Nuclear Science.

[4]  Avi Mendelson,et al.  Coming challenges in microarchitecture and architecture , 2001, Proc. IEEE.

[5]  Kazutoshi Kobayashi,et al.  Impact of cell distance and well-contact density on neutron-induced Multiple Cell Upsets , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[6]  Xiaoxuan She,et al.  SEU Tolerant Memory Using Error Correction Code , 2012, IEEE Transactions on Nuclear Science.

[7]  Bharat Bhuva,et al.  Analysis of multiple cell upsets due to neutrons in SRAMs for a Deep-N-well process , 2011, 2011 International Reliability Physics Symposium.

[8]  P. Roche,et al.  Heavy Ion Testing and 3-D Simulations of Multiple Cell Upset in 65 nm Standard SRAMs , 2008, IEEE Transactions on Nuclear Science.

[9]  Sanghyeon Baeg,et al.  Memory Reliability Model for Accumulated and Clustered Soft Errors , 2011, IEEE Transactions on Nuclear Science.

[10]  E. Ibe,et al.  Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule , 2010, IEEE Transactions on Electron Devices.

[11]  K. Osada,et al.  Cosmic-ray multi-error immunity for SRAM, based on analysis of the parasitic bipolar effect , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[12]  Sanghyeon Baeg,et al.  Comparative study of MC-50 and ANITA neutron beams by using 55 nm SRAM , 2012 .

[13]  S. S. Chung,et al.  Spreading Diversity in Multi-cell Neutron-Induced Upsets with Device Scaling , 2006, IEEE Custom Integrated Circuits Conference 2006.

[14]  G. Gasiot,et al.  Multiple Cell Upsets as the Key Contribution to the Total SER of 65 nm CMOS SRAMs and Its Dependence on Well Engineering , 2007, IEEE Transactions on Nuclear Science.

[15]  K. Osada,et al.  SRAM immunity to cosmic-ray-induced multierrors based on analysis of an induced parasitic bipolar effect , 2004, IEEE Journal of Solid-State Circuits.

[16]  G. Gasiot,et al.  Real-time Soft-Error testing of 40nm SRAMs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[17]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[18]  K. Osada,et al.  Bipolar-Mode Multibit Soft-Error-Mechanism Analysis of SRAMs by Three-Dimensional Device Simulation , 2007, IEEE Transactions on Electron Devices.

[19]  Sanghyeon Baeg,et al.  Protection of Memories Suffering MCUs Through the Selection of the Optimal Interleaving Distance , 2010, IEEE Transactions on Nuclear Science.

[20]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[21]  Shi-Jie Wen,et al.  Minimizing Soft Errors in TCAM Devices: A Probabilistic Approach to Determining Scrubbing Intervals , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Lloyd W. Massengill,et al.  Impact of scaling on soft-error rates in commercial microprocessors , 2002 .

[23]  H. Puchner,et al.  Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.

[24]  P E Dodd,et al.  Current and Future Challenges in Radiation Effects on CMOS Electronics , 2010, IEEE Transactions on Nuclear Science.

[25]  Sanghyeon Baeg,et al.  SRAM Interleaving Distance Selection With a Soft Error Failure Model , 2009, IEEE Transactions on Nuclear Science.

[26]  James F. Ziegler,et al.  Terrestrial cosmic rays , 1996, IBM J. Res. Dev..

[27]  H. Kameyama,et al.  A Novel Feature of Neutron-Induced Multi-Cell Upsets in 130 and 180 nm SRAMs , 2007, IEEE Transactions on Nuclear Science.

[28]  F. Wrobel,et al.  Investigation of the influence of process and design on soft error rate in integrated CMOS technologies thanks to Monte Carlo simulation , 2008, 2008 IEEE International Reliability Physics Symposium.