Defect-based delay testing of resistive vias-contacts a critical evaluation

This defect-based study analyzes statistical signal delay properties and delay fault test pattern constraints in the CMOS deep submicron environment. Delay fault testing has uncertainty, or noise, in its attempt to detect defects that slow a signal. CMOS resistive vias and contacts were used as a delay defect target. Data were taken from a scan-based test chip (Veqtor) on the Philips 0.25 /spl mu/m technology. Methods to improve delay fault defect detection are given.

[1]  Sudhakar M. Reddy,et al.  On the fault coverage of gate delay fault detecting tests , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Walter Anheier,et al.  Quality Determination for Gate Delay Fault Tests Considering Three-State Elements , 1999, J. Electron. Test..

[3]  Robert C. Aitken,et al.  IDDQ and AC scan: the war against unmodelled defects , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[4]  Kenneth M. Butler,et al.  So what is an optimal test mix? A discussion of the SEMATECH methods experiment , 1997, Proceedings International Test Conference 1997.

[5]  Wayne M. Needham,et al.  High volume microprocessor test escapes, an analysis of defects our tests are missing , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[6]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[7]  H.A. Le,et al.  Correlations between initial via resistance and reliability performance , 1997, 1997 IEEE International Reliability Physics Symposium Proceedings. 35th Annual.

[8]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[9]  Leendert M. Huisman.  Correlations between path delays and the accuracy of performance prediction , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[10]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[11]  Edward J. McCluskey,et al.  Detecting resistive shorts for CMOS domino circuits , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[14]  Robert A. Rasmussen,et al.  Delay test generation , 1977, DAC '77.

[15]  Antoni Ferré,et al.  I/sub DDQ/ characterization in submicron CMOS , 1997, Proceedings International Test Conference 1997.

[16]  Brion L. Keller,et al.  Delay Test: The Next Frontier for LSSD Test Systems , 1992, Proceedings International Test Conference 1992.

[17]  Edward I. Cole,et al.  Case history: Failure analysis of a CMOS SRAM with an intermittent open contact , 1991 .