Track routing optimizing timing and yield
暂无分享,去创建一个
[1] David Z. Pan,et al. Track Routing and Optimization for Yield , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Rob A. Rutenbar,et al. Wire packing: a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution , 2000, ISPD '00.
[3] Yici Cai,et al. ECP- and CMP-Aware Detailed Routing Algorithm for DFM , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[4] M. Golumbic. Algorithmic graph theory and perfect graphs , 1980 .
[5] Stephen P. Boyd,et al. A tutorial on geometric programming , 2007, Optimization and Engineering.
[6] Sachin S. Sapatnekar,et al. Wire sizing as a convex optimization problem: exploring the area-delay tradeoff , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Minsik Cho,et al. Wire Density Driven Global Routing for CMP Variation and Timing , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[8] Min Zhao,et al. Timing driven track routing considering coupling capacitance , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[9] Joseph Y.-T. Leung,et al. An Optimal Solution for the Channel-Assignment Problem , 1979, IEEE Transactions on Computers.
[10] William Nicholls,et al. Track assignment: a desirable intermediate step between global routing and detailed routing , 2002, ICCAD 2002.
[11] Jens Vygen,et al. The Book Review Column1 , 2020, SIGACT News.