Clock-skew constrained cell placement
暂无分享,去创建一个
[1] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[2] David K. Smith. Network Flows: Theory, Algorithms, and Applications , 1994 .
[3] Martin D. F. Wong,et al. Clock Skew Minimization During FPGA Placement , 1994, 31st Design Automation Conference.
[4] Masato Edahiro,et al. An Efficient Zero-Skew Routing Algorithm , 1994, 31st Design Automation Conference.
[5] Ranga Vemuri,et al. DSS: a distributed high-level synthesis system , 1992, IEEE Design & Test of Computers.
[6] Pinaki Mazumder,et al. VLSI cell placement techniques , 1991, CSUR.
[7] Charles M. Fiduccia,et al. A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.
[8] Alberto Sangiovanni-Vincentelli,et al. TimberWolf3.2: A New Standard Cell Placement and Global Routing Package , 1986, DAC 1986.