Many-Core vs. Many-Thread Machines: Stay Away From the Valley
暂无分享,去创建一个
Avi Mendelson | Uri C. Weiser | Idit Keidar | Avinoam Kolodny | Evgeny Bolotin | Zvika Guz | I. Keidar | E. Bolotin | U. Weiser | A. Kolodny | A. Mendelson | Zvika Guz | Evgeny Bolotin
[1] Trevor N. Mudge,et al. An Analytical Model for Designing Memory Hierarchies , 1996, IEEE Trans. Computers.
[2] Mark Horowitz,et al. An analytical cache model , 1989, TOCS.
[3] Harold S. Stone,et al. Footprints in the cache , 1986, SIGMETRICS '86/PERFORMANCE '86.
[4] C. K. Chow,et al. Determination of Cache's Capacity and its Matching Storage Hierarchy , 1976, IEEE Transactions on Computers.
[5] Harold S. Stone,et al. Footprints in the cache , 1987, TOCS.
[6] Dawid Pajak. General-Purpose Computation Using Graphics Hardware for Fast HDR Image Processing , 2007 .
[7] Edward T. Grochowski,et al. Larrabee: A many-Core x86 architecture for visual computing , 2008, 2008 IEEE Hot Chips 20 Symposium (HCS).
[8] Mark D. Hill,et al. Amdahl's Law in the Multicore Era , 2008 .
[9] Anant Agarwal,et al. Performance Tradeoffs in Multithreaded Processors , 1992, IEEE Trans. Parallel Distributed Syst..
[10] Uri C. Weiser,et al. Performance, power efficiency and scalability of asymmetric cluster chip multiprocessors , 2006, IEEE Computer Architecture Letters.
[11] Mark D. Hill,et al. Amdahl's Law in the Multicore Era , 2008, Computer.
[12] nVIDIA社. CUDA Programming Guide 1.1 , 2007 .