Ultra low-power techniques for sensor-enhanced RFID tags

This paper gives an overview on current design techniques for ultra low-power applications in passive UHF RFID tags. Specialized sensor data acquisition methods are discussed as well as generic sensor interfaces and their building blocks. Analog to digital converters working in ranges of less than 100 fJ/conversion-step are presented which can be applied as data converters for generic interfaces. Example calculations and simulations on single circuits are made to prove operability at UHF RFID conditions of only several µA available at 1 V supply voltage.

[1]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Song Jia,et al.  New Dynamic Threshold MOS Structures for Low-Energy True-Single-Phase-Clocking Circuits , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[3]  Robert Puers,et al.  On the optimization of ultra low power front-end interfaces for capacitive sensors , 2005 .

[4]  Igor M. Filanovsky,et al.  Temperature sensor applications of diode-connected MOS transistors , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Kristofer S. J. Pister,et al.  An ultralow-energy ADC for Smart Dust , 2003, IEEE J. Solid State Circuits.

[6]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Franco Maloberti,et al.  A 9.4-ENOB 1V 3.8μW 100kS/s SAR ADC with Time-Domain Comparator , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Enrico Macii,et al.  Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[9]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[10]  Yi Jia,et al.  A Prototype RFID Humidity Sensor for Built Environment Monitoring , 2008, 2008 International Workshop on Education Technology and Training & 2008 International Workshop on Geoscience and Remote Sensing.

[11]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[12]  Kaushik Roy,et al.  Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Eisse Mensink,et al.  A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Eric A. M. Klumperink,et al.  A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[15]  Wu Nanjian,et al.  A novel ultra low power temperature sensor for UHF RFID tag chip , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[16]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[17]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.