Semiconductor memory device having a test circuit and operational procedures for here