A 32 Gb/s ADC-based PAM-4 receiver with 2-bit/stage SAR ADC and partially-unrolled DFE
暂无分享,去创建一个
[1] Samuel Palermo,et al. A 6 bit 10 GS/s TI-SAR ADC With Low-Overhead Embedded FFE/DFE Equalization for Wireline Receiver Applications , 2014, IEEE Journal of Solid-State Circuits.
[2] Hongtao Zhang,et al. A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET , 2017, IEEE Journal of Solid-State Circuits.
[3] Aurangozeb,et al. Channel adaptive ADC and TDC for 28 Gb/s PAM-4 digital receiver , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).
[4] Bo Zhang,et al. 3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[5] Samuel Palermo,et al. A 25GS/s 6b TI binary search ADC with soft-decision selection in 65nm CMOS , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).
[6] J.H. Winters,et al. Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..
[7] Samuel Palermo,et al. A 10 Gb/s Hybrid ADC-Based Receiver With Embedded Analog and Per-Symbol Dynamically Enabled Digital Equalization , 2016, IEEE Journal of Solid-State Circuits.