Low-loss 60 GHz patterned ground shield CPW transmission line

This paper describes the slow wave structure design below the metallization plane to reduce dielectric loss of the silicon substrates. Three types of structure, floating strips with shield strip length (SL) = shield strip spacing (SS)=10µm and 5µm, and patterned ground with SL=SS=5µm have been designed for coplanar waveguide (CPW) transmission line using 0.18µm CMOS TSMC technology. These structures act to prevent the penetration of the electric field into the silicon substrate. It shows that at frequency of 60GHz, patterned ground shield resulted lower attenuation loss, approximately 60% lower compare to conventional CPW with the increase of quality factor to 16.006. The patterned structure exhibit the attenuation loss of 0.731dB/mm. The wavelength of the design is 980µm at 60GHz.

[1]  C. Nguyen,et al.  Multilayer Design Techniques for Extremely Miniaturized CMOS Microwave and Millimeter-Wave Distributed Passive Circuits , 2006, IEEE Transactions on Microwave Theory and Techniques.

[2]  Byunghoo Jung,et al.  Novel CMOS low-loss transmission line structure , 2004, Proceedings. 2004 IEEE Radio and Wireless Conference (IEEE Cat. No.04TH8746).

[3]  J.R. Long,et al.  Shielded passive devices for silicon-based monolithic microwave and millimeter-wave integrated circuits , 2006, IEEE Journal of Solid-State Circuits.

[4]  Isaac Asimov,et al.  Transmission lines , 2007, Nature.

[5]  Jean-Marc Duchamp,et al.  Integrated Silicon Microwave and Millimeterwave Passive Components and Functions , 2010 .

[6]  H. A. Affel,et al.  Transmission lines , 1934 .

[7]  Qing Sun,et al.  3-D low-loss coplanar waveguide transmission lines in multilayer MMICs , 2006, IEEE Transactions on Microwave Theory and Techniques.

[8]  Minoru Fujishima,et al.  Characterization of High Q Transmission Line Structure for Advanced CMOS Processes , 2006, IEICE Trans. Electron..