Efficient interconnect design with novel repeater insertion for low power applications

Length of interconnect and number of repeaters are increasing with the advancement in VLSI Technology. Requirement of repeaters is increasing as the length of interconnect is increasing. The power delay product and frequency of operation plays significant role in designing of repeater. Performance of earlier conventional repeater with the proposed sub-threshold grounded body (STGB) bias repeater for various lengths of interconnects is analyzed. The simulation results shown in the paper indicates that the STGB bias repeater circuit operates in medium frequency range with better power-delay product as compared with the previous repeater. The temperature sustainability and performance with the variation of aspect ratio is also better for STGB bias repeater. Reduction of overall delay, power dissipation as well as operation of the repeater at higher frequencies can lead to the better performance of the VLSI chip in sub-threshold region.

[1]  Rajeevan Chandel,et al.  Repeater insertion in global interconnects in VLSI circuits , 2005 .

[2]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[3]  Yehea I. Ismail,et al.  Repeater insertion in tree structured inductive interconnect , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[4]  Kaushik Roy,et al.  Dynamic V/sub TH/ scaling scheme for active leakage power reduction , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[5]  Enrique San Millán,et al.  Logic optimization of unidirectional circuits with structural methods , 2001, Proceedings Seventh International On-Line Testing Workshop.

[6]  Gaetano Palumbo,et al.  Evaluation on power reduction applying gated clock approaches , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  Enrique San Millán,et al.  On the optimization power of redundancy addition and removal for sequential logic optimization , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[8]  Kaushik Roy,et al.  Dynamic VTH Scaling Scheme for Active Leakage Power Reduction , 2002, DATE.

[9]  J. Frenkil.  The practical engineer [IC design, power reduction] , 1998 .

[10]  M. Sarrafzadeh,et al.  Simultaneous voltage scaling and gate sizing for low-power design , 2002 .

[11]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[12]  Kaushik Roy,et al.  A single-Vt low-leakage gated-ground cache for deep submicron , 2003, IEEE J. Solid State Circuits.

[13]  J. Frenkil.  The practical engineer [A multi-level approach to low-power IC design] , 1998 .