Estimation of dc Performance of a Lateral Power MOSFET Using Distributed Cell Model

This paper presents a technique to study and estimate the dc performance of lateral power MOSFET switches used in on-chip dc-dc converters. The dc performance is characterized by the on-resistance and current distribution profile in the switch layout. In the proposed approach, a netlist is generated that consists of the parasitic resistances extracted from the metal interconnects along with the MOS device fingers present in the layout. This approach is modular and exploits repetitive patterns of power MOSFET layouts to expedite the extraction process. The extracted resistance values are computed from the geometrical and technological parameters of the metal polygons without the requirement of solving complex electromagnetic (EM) field equations. Comparison of results with an industry standard EM solver tool as well as experimental measurements amply demonstrates the computational efficiency and accuracy of the approach.

[1]  David E. Cardoze,et al.  Pattern matching for spatial point sets , 1998, Proceedings 39th Annual Symposium on Foundations of Computer Science (Cat. No.98CB36280).

[2]  Wenjian Yu,et al.  Fast extraction of 3-D interconnect resistance: numerical-analytical coupling method , 2003, ASICON 2003.

[3]  R. D. De Doncker,et al.  Multi-cell circuit model for high-power thyristor-type semiconductor devices , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[4]  G. Verneau,et al.  Power MOSFET switching waveforms: an empirical model based on a physical analysis of charge locations , 2002, 2002 IEEE 33rd Annual IEEE Power Electronics Specialists Conference. Proceedings (Cat. No.02CH37289).

[5]  Giuseppe Greco,et al.  Effect of layout parasitics on the current distribution of power MOSFETs operated at high switching frequency , 2006 .

[6]  Chi-Yuan Lo,et al.  Parasitic extraction: current state of the art and future trends , 2001 .

[7]  A. Hastings.  The Art of Analog Layout , 2000 .

[8]  Amit Patra,et al.  Resistance Estimation of Lateral Power Arrays through Accurate Netlist Generation , 2007, 2007 International Symposium on Integrated Circuits.

[9]  Robert W. Erickson,et al.  Fundamentals of Power Electronics , 2001 .

[10]  Siegfried Selberherr,et al.  A finite element simulator for three-dimensional analysis of interconnect structures , 2001 .

[11]  A. Patra,et al.  Resistance Estimation for Lateral Power Arrays Through Accurate Netlist Generation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Zeyi Wang,et al.  A two-dimensional resistance simulator using the boundary element method , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Amit Patra,et al.  A New Approach for Estimation of On-Resistance and Current Distribution in Power Array Layouts , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[14]  Amit Patra,et al.  A new approach for estimation of RDS(on) of power arrays: Extensions and experimental results , 2009, 2009 IEEE International Symposium on Circuits and Systems.