Degradation dynamics, recovery, and characterization of negative bias temperature instability
暂无分享,去创建一个
S. Minehane | H. Karbasi | M. Ershov | S. Saxena | P. Clifton | M. Redford | R. Lindley | S. Graves | S. Winters | M. Ershov | S. Saxena | H. Karbasi | S. Winters | R. Lindley | P. Clifton | M. Redford | S. Graves | Sean Minehane
[1] William Q. Meeker,et al. Pitfalls of accelerated testing , 1998 .
[2] D. Kwong,et al. Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling , 2002, IEEE Electron Device Letters.
[3] M. Bourcerie,et al. Relaxable damage in hot-carrier stressing of n-MOS transistors-oxide traps in the near interfacial region of the gate oxide , 1990 .
[4] D. Schroder,et al. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .
[5] Bin Wang,et al. The effect of stress interruption and pulsed biased stress on ultra-thin gate dielectric reliability , 2000, 2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515).
[6] J. Babcock,et al. Dynamic recovery of negative bias temperature instability in p-type metal–oxide–semiconductor field-effect transistors , 2003 .
[7] M. Bourcerie,et al. Relaxation effects in NMOS transistors after hot-carrier stressing , 1987, IEEE Electron Device Letters.
[8] W. Meeker. Accelerated Testing: Statistical Models, Test Plans, and Data Analyses , 1991 .
[9] Ewan Macarthur,et al. Accelerated Testing: Statistical Models, Test Plans, and Data Analysis , 1990 .