Efficient estimation of SEU effects in SRAM-based FPGAs
暂无分享,去创建一个
[1] Kenneth A. LaBel,et al. Radiation effects on current field programmable technologies , 1997 .
[2] Mehdi B. Tahoori,et al. An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs , 2004 .
[3] Luigi Carro,et al. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.
[4] D. Bortolato,et al. Errata to “Identification and Classification of Single-Event Upsets in the Configuration Memory of SRAM-Based FPGAs” , 2003 .
[5] Paolo Bernardi,et al. On the evaluation of SEU sensitiveness in SRAM-based FPGAs , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.
[6] Luigi Carro,et al. Designing fault-tolerant techniques for SRAM-based FPGAs , 2004, IEEE Design & Test of Computers.
[7] Massimo Violante,et al. Simulation-based analysis of SEU effects in SRAM-based FPGAs , 2004, IEEE Transactions on Nuclear Science.
[8] C. Carmichael,et al. A fault injection analysis of Virtex FPGA TMR design methodology , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[9] D. Bortolato,et al. Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[10] A. El Gamal,et al. Architecture of field-programmable gate arrays , 1993, Proc. IEEE.
[11] Alessandro Paccagnella,et al. Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.