This paper describes a complete hardware implementation of a 24 channel transmultiplexer employing a digital signal processor. The algorithm for the TDM-FDM translation adopted here is a modification of the FFT and digital polyphase method. The modification is mainly directed towards the reduction of roundoff noise, so that the wordlength of the processor can be minimized. In this case, 16 bits for multiplication with double precision accumulation is found to be sufficient to meet the noise requirements as recommended by CCITT G.792. The above modification enables the implementation of the translation algorithm by a 16 bit parallel type digital signal processor. This processor is designed to be firmware controllable and, thus, has a wide range of applications. The entire 24 channel transmultiplexer comprises 1) four signal processors, each handling 12 channels one way translation including signaling; 2) digital interface part to connect to 1.544 Mbit/s PCM system; and 3) codec and Nyquist filter to connect to two 12 channel FDM systems.
[1]
W. J. Mitchell.
The LT-1 Connector-A Conventional Transmultiplexer
,
1979,
IEEE Trans. Commun..
[2]
S. Darlington.
On digital single-sideband modulators
,
1970
.
[3]
S. Freeny,et al.
Design of digital filters for an all digital frequency division multiplex-time division multiplex translator
,
1971
.
[4]
Kazutoshi Wakabayashi,et al.
120-Channel Transmultiplexer Design and Performance
,
1980,
IEEE Trans. Commun..
[5]
L. Jackson.
Roundoff-noise analysis for fixed-point digital filters realized in cascade or parallel form
,
1970
.
[6]
M. Bellanger,et al.
TDM-FDM Transmultiplexer: Digital Polyphase and FFT
,
1974,
IEEE Trans. Commun..
[7]
W. Lee.
Optimization of digital filters for low roundoff noise
,
1974
.
[8]
R. Maruta,et al.
An Improved Method for Digital SSB-FDM Modulation and Demodulation
,
1978,
IEEE Trans. Commun..