Fast CMOS ECL receivers with 100-mV worst-case sensitivity

CMOS emitter-coupled logic (ECL) receiver circuits consisting of a differential-amplifier stage and a CMOS inverter are shown to convert 100-mV input signals to on-chip CMOS levels even with worst-case parameter variations in a 5-V 1- mu m technology. Two different receiver circuits are used to cover a range of power supply options; a third circuit provides a comparison case. The differential amplifiers feature built-in feedback compensation for common-mode parameter variations. The differential input devices are designed with large widths, minimum channel lengths, and an interleaved layout to enhance gain, speed, and margin for differential mismatches. The simplicity of the circuits and the effectiveness of the built-in compensation facilitate analysis. Partitioning and simplifying assumptions are used to thoroughly test the worst case without complex simulations, while providing insight into the design process. >

[1]  E. E. Davidson,et al.  Electrical design of a high speed computer package , 1982 .

[2]  E. Hudson,et al.  An ECL compatible 4K CMOS RAM , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Yasuo Ohmori,et al.  An ECL Compatible 64Kb FIPOS/CMOS Static RAM , 1985 .

[4]  Peter W. Cook,et al.  A 15-ns CMOS 64K RAM , 1986 .

[5]  Tetsuya Iizuka,et al.  A 25ns 1Mb CMOS SRAM , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[7]  R. I. Kung,et al.  A 21ns 32K×8 CMOS SRAM with a selectively pumped P-well array , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  R. I. Kung,et al.  Two 64K CMOS SRAMs with 13ns access time , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.