A Fast Hierarchical Approach to Resource Sharing in Pipelined Asynchronous Systems

This paper proposes a novel hierarchical approach for scheduling shared resources in asynchronous pipelined systems. While there have been recent approaches to asynchronous resource scheduling, the problem is especially difficult for multi-token systems, i.e., systems where computation on multiple problem instances is overlapped and pipelined, so resources are shared amongst operations across different problem instances. An approach recently proposed for multi-token scheduling can optimally solve this synthesis problem for modest-sized specifications, but an exact solution for larger benchmarks can be intractable. To overcome this challenge, we introduce a novel method that decomposes the problem based on the hierarchy inherent in the specification. Individual blocks are isolated and scheduled, and an abstracted model of their behavior is passed to higher levels of the hierarchy. As a result, our approach obtained drastically reduced runtimes. While the resulting solution is not globally optimal, the method in practice produces high-quality solutions. Our approach has been automated and validated using a variety of benchmarks to illustrate its effectiveness in minimizing area while meeting a target throughput constraint.

[1]  Takashi Nanya,et al.  Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  Gennette Gill,et al.  Analysis and Optimization for Pipelined Asynchronous Systems , 2010 .

[3]  Peter A. Beerel,et al.  High-level Synthesis for Highly Concurrent Hardware Systems , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[4]  Mihai Budiu,et al.  Spatial Computation — Summary of the Ph , 2003 .

[5]  Montek Singh,et al.  An energy and power-aware approach to high-level synthesis of asynchronous systems , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[7]  Rajesh K. Gupta,et al.  Faster maximum and minimum mean cycle algorithms for system-performance analysis , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Luciano Lavagno,et al.  Realistic performance-constrained pipelining in high-level synthesis , 2011, 2011 Design, Automation & Test in Europe.

[9]  Jens Sparsø,et al.  Towards behavioral synthesis of asynchronous circuits - an implementation template targeting syntax directed compilation , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[10]  Ted Eugene Williams,et al.  Self-timed rings and their application to division , 1992 .

[11]  Montek Singh,et al.  Multi-token resource sharing for pipelined asynchronous systems , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  Peter A. Beerel,et al.  Slack matching asynchronous designs , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).