Study of Stabilization Design for On-Board Distributed Power Architecture

The bus architecture consisting of bus converter and Point of Load (POL) is generally used as distributed power supply system for IT infrastructure equipments. The most important factor is the system stability in bus architecture design. The overlap between the output impedance of bus converter and input impedance of POL causes system instability, and it has been an actual problem. Increasing the bus capacitor, system stability can be reduced easily. However, due to the limited space on the system board, increasing of bus capacitors is impractical. The urgent solution of the issue is desired strongly. This paper presents the stability design for on-board distributed power system consisting of full-regulated bus converter and POLs. The output impedance of the bus converter and the input impedance of the POL are analyzed, and it is conformed by experimentally for stability criterion. As a result, the standard of the discrimination of stability on a frequency response of input and output impedance is clarified. Furthermore, the design process for system stability is proposed.

[1]  J. Wanes,et al.  Analyzing and determining optimum on-board power architectures for 48 V-input systems , 2003, Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03..

[2]  M. Hirokawa,et al.  System Stability of Full-Regulated Bus Converter in Distributed Power System , 2005, INTELEC 05 - Twenty-Seventh International Telecommunications Conference.

[3]  R. D. Middlebrook,et al.  Input filter considerations in design and application of switching regulators. , 1976 .

[4]  M. Hirokawa,et al.  Stability improvement of distributed power system by using full-regulated bus converter , 2005, 31st Annual Conference of IEEE Industrial Electronics Society, 2005. IECON 2005..

[5]  Slobodan Cuk,et al.  A general unified approach to modelling switching-converter power stages , 1977 .

[6]  Takashi Ohira,et al.  Performance Estimation of Secret Key Agreement System Exploiting an ESPER Antenna and a Received Signal Strength Indicator , 2004 .

[7]  T. Ninomiya,et al.  A unified analysis of resonant converters , 1991 .

[8]  M. Hirokawa,et al.  Stability Comparison of Three Control Schemes for Bus Converter in Distributed Power System , 2005, 2005 International Conference on Power Electronics and Drives Systems.

[9]  Fred C. Lee,et al.  On-line measurement on stability margin of DC distributed power system , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[10]  Toshio Ito,et al.  Optical Flow Estimation with H_∞ filter , 2003 .

[11]  F.C. Lee,et al.  An output impedance-based design of voltage regulator output capacitors for high slew-rate load current transients , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[12]  Fred C. Lee,et al.  A method of defining the load impedance specification for a stable distributed power system , 1993 .

[13]  F.C. Lee,et al.  Two-stage approach for 12-V VR , 2004, IEEE Transactions on Power Electronics.

[14]  Fred C. Lee,et al.  Individual load impedance specification for a stable DC distributed power system , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).