Application of Sequential Test Set Compaction to LFSR Reseeding
暂无分享,去创建一个
R. Ubar | J. Raik | A. Jutman | I. Aleksejev | A. Jutman | R. Ubar | J. Raik | I. Aleksejev
[1] Dhiraj K. Pradhan,et al. Comparative study of CA with phase shifters and GLFSRs , 2005, IEEE International Conference on Test, 2005..
[2] Michael G. Dimopoulos,et al. Efficient static compaction of test sequence sets through the application of set covering techniques , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[3] Raimund Ubar,et al. Hybrid BIST Optimization Using Reseeding and Test Set Compaction , 2007, Euromicro Symposium on Digital Systems Design.
[4] R. Ubar,et al. An improved estimation methodology for hybrid BIST cost calculation , 2004, Proceedings Norchip Conference, 2004..
[5] Paolo Prinetto,et al. New static compaction techniques of test sequences for sequential circuits , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[6] H. Wunderlich,et al. Bit-flipping BIST , 1996, ICCAD 1996.
[7] Irith Pomeranz,et al. On static compaction of test sequences for synchronous sequential circuits , 1996, DAC '96.
[8] Ahmad A. Al-Yamani,et al. BIST reseeding with very few seeds , 2003, Proceedings. 21st VLSI Test Symposium, 2003..
[9] Janusz Rajski,et al. Cellular automata-based test pattern generators with phase shifters , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Bernard Courtois,et al. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.