Design of Low Phase Noise SIPC based Complementary LC-QVCO for IEEE 802.11a Application

The paper presents the design of a source injection parallel coupled (SIPC) quadrature voltage controlled oscillator (QVCO), realized in a complementary architecture, which is usually preferred in low-power applications as it exploits ≈50% bias current reduction with double efficiency compared to the structure with single coupled, when operating in the current-limited regime. A stacked spiral inductor exhibiting a Q factor of 5.8, with pMOS based depletion mode varactor of 32% in tuning range, corresponding to 3.2-3.6GHz of tuning frequency, is implemented in 0.18µm CMOS technology. The phase noise of the SIPC QVCO architecture simulated at 1MHz of offset frequency is indicated to be -114.3dBc/Hz, while dissipating 11.0mW of core circuit power.

[1]  Ali Hajimiri,et al.  A noise-shifting differential Colpitts VCO , 2002, IEEE J. Solid State Circuits.

[2]  Behzad Razavi,et al.  A 5-GHz direct-conversion CMOS transceiver , 2003 .

[3]  Sang-Gug Lee,et al.  A low-phase noise LC-QVCO in CMOS technology , 2004, IEEE Microwave and Wireless Components Letters.

[4]  Bruce A. Wooley,et al.  A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems , 2002 .

[5]  P. Andreani,et al.  On the use of MOS varactors in RF VCOs , 2000, IEEE Journal of Solid-State Circuits.

[6]  Benny Bing,et al.  Wireless local area networks: the new wireless revolution , 2002 .

[7]  Charles Sodini,et al.  The impact of device type and sizing on phase noise mechanisms , 2003, IEEE Journal of Solid-State Circuits.

[8]  C. Sodini,et al.  The impact of device type and sizing on phase noise mechanisms , 2005, IEEE J. Solid State Circuits.

[9]  B. Razavi.  On the Use of MOS Varactors in RF VCO's , 2003 .

[10]  Behzad Razavi,et al.  RF Microelectronics , 1997 .