Fully-Filled, Highly-Reliable Fine-Pitch Interposers with TSV Aspect Ratio >10 for Future 3D-LSI/IC Packaging

Si interposer with 10 μm-width, 100 μm-deep through-silicon via (TSV) has been fabricated using electroless (EL) Ni as barrier and seed layers, and characterized for their electrical resistance. The chemistry of electroless-Ni plating bath was meticulously adjusted for the conformal formation of Ni along the TSV side wall. From the resistance value of 36 ΩW per TSV obtained from the Kelvin measurement of these Cu-TSV chain showed that the electroless Ni layer well acts as a good seed layer for completely filling the high aspect ratio TSVs by Cu-electroplating.

[1]  H. Wang,et al.  Effect of CVD Mn oxide layer as Cu diffusion barrier for TSV , 2013, 2013 IEEE International 3D Systems Integration Conference (3DIC).

[2]  M. Kaynak,et al.  Development of a Through-Silicon Via (TSV) Process Module for Multi-project Wafer SiGe BiCMOS and Silicon Interposer , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[3]  D. Malta,et al.  Bonding for 3-D Integration of Heterogeneous Technologies and Materials , 2008, ECS Transactions.

[4]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[5]  Tsuyoshi Murata,et al.  {m , 1934, ACML.

[6]  Gamal Refai-Ahmed,et al.  Warpage and Reliability Challenges for Stacked Silicon Interconnect Technology in Large Packages , 2018, 2018 IEEE 68th Electronic Components and Technology Conference (ECTC).

[8]  V. N. Sekhar,et al.  Wafer level packaging of RF MEMS devices using TSV interposer technology , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).

[9]  Mitsumasa Koyanagi,et al.  Die-Level 3-D Integration Technology for Rapid Prototyping of High-Performance Multifunctionality Hetero-Integrated Systems , 2013, IEEE Transactions on Electron Devices.

[10]  Mitsumasa Koyanagi,et al.  Barrier Properties of CVD Mn Oxide Layer to Cu Diffusion for 3-D TSV , 2014, IEEE Electron Device Letters.

[11]  Nobuaki Takahashi,et al.  Low-cost TSV process using electroless Ni plating for 3D stacked DRAM , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[12]  Characterization and modeling of copper TSVs for silicon interposers , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[13]  Danna Zhou,et al.  d. , 1840, Microbial pathogenesis.

[14]  M. Koyanagi,et al.  500 nm-sized Ni-TSVwith Aspect Ratio 20 for Future 3D-LSIs_A Low-Cost Electroless-Ni Plating Approach , 2019, 2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC).

[15]  Mitsumasa Koyanagi,et al.  Effects of electro-less Ni layer as barrier/seed layers for high reliable and low cost Cu TSV , 2014, 2014 International 3D Systems Integration Conference (3DIC).

[16]  Hiroshi Miyake,et al.  Formation of electroless barrier and seed layers in a high aspect ratio through-Si vias using Au nanoparticle catalyst for all-wet Cu filling technology , 2011 .