Current-mode CMOS multiple-valued logic circuits

Current-mode CMOS circuits are receiving increasing attention. Current-mode CMOS multiple-valued logic circuits are interesting and may have applications in digital signal processing and computing. In this paper we review several of the current-mode CMOS multiple-valued logic (MVL) circuits that we have studied over the past decade. These circuits include a simple current threshold comparator, current-mode MVL encoders and decoders, current-mode quaternary threshold logic full adders (QFAs), current-mode MVL latches, current-mode latched QFA circuits, and current-mode analog-to-quaternary converter circuits. Each of these circuits is presented and its performance described. >

[1]  K. Wayne Current.  A CMOS quaternary threshold logic full adder circuit with transparent latch , 1990, Proceedings of the Twentieth International Symposium on Multiple-Valued Logic.

[2]  K. W. Current.  CMOS quaternary latch , 1989 .

[3]  K. Wayne Current,et al.  A bi-directional current-mode CMOS multiple valued logic memory circuit , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.

[4]  K. Wayne Current,et al.  Quaternary threshold logic full-adder circuit with complementary inputs† , 1984 .

[5]  K. W. Current,et al.  CMOS current comparator circuit , 1983 .

[6]  D. G. Nairn,et al.  Algorithmic analogue/digital convertor based on current mirrors , 1988 .

[7]  T.T. Dao.  Threshold I/sup 2/L and its applications to binary symmetric functions and multivalued logic , 1977, IEEE Journal of Solid-State Circuits.

[8]  John J. Paulos,et al.  Neural networks using analog multipliers , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[9]  J. Ortega,et al.  CMOS current-mode multivalued PLAs , 1991, IEEE Transactions on Circuits and Systems.

[10]  D. Blackman,et al.  A general purpose analog neural computer , 1989, International 1989 Joint Conference on Neural Networks.

[11]  K. Wayne Current,et al.  A simple high-gain CMOS voltage comparator circuit† , 1984 .

[12]  K. W. Current.  Application of quaternary logic to the design of a proposed discrete cosine transform chip , 1989 .

[13]  P. R. Gray,et al.  Reference refreshing cyclic analog-to-digital and digital-to-analog converters , 1986 .

[14]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[15]  Michitaka Kameyama,et al.  A 32 × 32 BIT multiplier using multiple-valued MOS current-mode circuits , 1987, 1987 Symposium on VLSI Circuits.

[16]  D. G. Nairn,et al.  Current-mode algorithmic analog-to-digital converters , 1990 .

[17]  K. W. Current.  Algorithmic analogue-to-quaternary convertor circuit using current-mode CMOS , 1992 .

[18]  Edward J. McCluskey,et al.  Multivalued Integrated Injection Logic , 1977, IEEE Transactions on Computers.

[19]  Jon T. Butler,et al.  HAMLET-an expression compiler/optimizer for the implementation of heuristics to minimize multiple-valued programmable logic arrays , 1990, Proceedings of the Twentieth International Symposium on Multiple-Valued Logic.

[20]  K. W. Current,et al.  A Quaternary Logic Encoder-Decoder Circuit Design Using CMOS, , 1983 .

[21]  A. Thakoor,et al.  Design of parallel hardware neural network systems from custom analog VLSI 'building block' chips , 1989, International 1989 Joint Conference on Neural Networks.

[22]  D.J. Allstot,et al.  Current-mode logic techniques for CMOS mixed-mode ASICs , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[23]  Michitaka Kameyama,et al.  Multiple-valued radix-2 signed-digit arithmetic circuits for high-performance VLSI systems , 1990 .

[24]  C.A.T. Salama,et al.  Realization of a multivalued integrated injection logic (MI/sup 2/L) full adder , 1977, IEEE Journal of Solid-State Circuits.